

MOSFET - Power, Single N-Channel 80 V, 1.25 mΩ, 348 A NVMTSC1D3N08M7

Features

- Small Footprint (8x8 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- New Power 88 Dual Cool Package
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant
- Wettable Flank Plated Option For Enhanced Optical Inspection

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	80	٧
Gate-to-Source Voltage	Э		V_{GS}	±20	٧
Continuous Drain		T _C = 25°C	I _D	348	Α
Current R _{0JCB} (Notes 1, 3)	Steady	T _C = 100°C		246	
Power Dissipation	State	T _C = 25°C	P _D	287	W
R _{θJCB} (Note 1)		T _C = 100°C		144	
Continuous Drain		T _A = 25°C	I _D	46	Α
Current R _{θJA} (Notes 1, 2, 3)	Steady	T _A = 100°C		33	
Power Dissipation	State	T _A = 25°C	P_{D}	5.1	W
R _{θJA} (Notes 1, 2)		T _A = 100°C		2.6	
Pulsed Drain Current	$T_A = 25^\circ$	°C, t _p = 10 μs	I _{DM}	900	Α
Operating Junction and Storage Temperature Range			T _J , T _{stg}	-55 to +175	°C
Source Current (Body Diode)			I _S	239	Α
Single Pulse Drain-to-Source Avalanche Energy (I _{L(pk)} = 28.2 A)			E _{AS}	2228	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case Bottom - Steady State	$R_{\theta JCB}$	0.5	°C/W
Junction-to-Case Top - Steady State	$R_{\theta JCT}$	0.81	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	29	°C/W

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
80 V	1.25 mΩ @ 10 V	348 A




N-CHANNEL MOSFET

MARKING DIAGRAM



TDFNW8 CASE 507AR



1D3N08M = Specific Device Code

A = Assembly Location
WL = Wafer Lot Code
Y = Year Code
W = Work Week Code

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.


ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS				•	-		
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I_D = 250 μA		80			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} / T _J				31.4		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25 °C			1	
		V _{DS} = 80 V	T _J = 125°C			250	μΑ
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{GS}$	= 20 V			100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$	= 250 μΑ	2.0		4.0	V
Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-10		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 80 A		0.97	1.25	mΩ
Forward Transconductance	9FS	V_{DS} =15 V, I_{D}	= 80 A		253		S
CHARGES, CAPACITANCES & GATE RE	SISTANCE						
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 40 V			14530		
Output Capacitance	C _{OSS}				2047		pF
Reverse Transfer Capacitance	C _{RSS}				106		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 40 V; I _D = 80 A			196		
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 10 V, V _{DS} = 40 V; I _D = 80 A			37.3		nC
Gate-to-Source Charge	Q _{GS}				68.3		
Gate-to-Drain Charge	Q_{GD}				36.4		
Plateau Voltage	V _{GP}				4.82		V
SWITCHING CHARACTERISTICS (Note 5)						
Turn-On Delay Time	t _{d(ON)}				39.9		
Rise Time	t _r	V _{GS} = 10 V, V _{DS}	s = 40 V,		29.0		- ns
Turn-Off Delay Time	t _{d(OFF)}	$I_D = 80 \text{ A}, R_G =$	= 2.5 Ω		80.9		
Fall Time	t _f				32.8		
DRAIN-SOURCE DIODE CHARACTERIS	TICS						
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V, I _S = 80 A	T _J = 25°C		0.80	1.2	.,,
			T _J = 125°C		0.68		V
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, dIS/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 80 \text{ A}$			80.3		
Charge Time	ta				50		ns
Discharge Time	t _b				30		
Reverse Recovery Charge	Q _{RR}				152		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%.

^{5.} Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Drain Current vs. Time in Avalanche

TYPICAL CHARACTERISTICS




Figure 13. Thermal Response

DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NVMTSC1D3N08M7TXG	1D3N08M	TDFNW8 (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.







TDFNW8 8.30x8.40x0.92, 2.00P

CASE 507AR **ISSUE C**


DATE 29 MAY 2024






NOTES:

- 1. DIMENSIONING & TOLERANCING PER ASME Y14.5M, 2009. 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS. OR GATE BURRS.
- SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.





RECOMMENDED LAND PATTERN

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

UNIVERSAL	LAND PATTERN*

DIM	MILLIMETERS			
DIM	MIN.	NOM.	MAX.	
Α	0.82	0.92	1.02	
A1	0.00	_	0.05	
b	0.90	1.00	1.10	
b1	0.35	0.45	0.55	
С	0.23	0.28	0.33	
D	8.20	8.30	8.40	
D1		8.00 BSC	;	
D2	6.80	6.90	7.00	
D3	6.90	7.00	7.10	
D4	4.90	5.05	5.20	
D5	1.85 REF			
E	8.30	8.40	8.50	
E1		7.90 BSC	;	
E2	5.24	5.34	5.44	
E3	0.25	0.35	0.45	
E4	6.08	6.23	6.38	
E5		1.13 RE	F	
е		2.00 BS	С	
e/2		1.00 BS	С	
e1	2.70 BSC			
e1/2	1.35 BSC			
K	1.50	1.57	1.70	
L	0.64	0.74	0.84	
L1	0.67	0.77	0.87	
θ	0°		12°	

DOCUMENT NUMBER:		Printed versions are uncontrolled except when stamped "CONTROLLED	PAGE 1 OF 2
DESCRIPTION:	TDFNW8 8.30x8.40x0.92, 2.00P		PAGE 1 OF 2


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

TDFNW8 8.30x8.40x0.92, 2.00P

CASE 507AR ISSUE C

DATE 29 MAY 2024

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot Code
Y = Year Code
W = Work Week Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot " •", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON95711G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TDFNW8 8.30x8.40x0.92, 2.00P		PAGE 2 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales