

# MOSFET - Power, Single N-Channel, TOLL 60 V, 0.75 mΩ, 470 A

# **NVBLS0D7N06C**

#### **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- Lowers Switching Noise/EMI
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	60	V
Gate-to-Source Voltage	Э		V <sub>GS</sub>	±20	V
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	470	Α
Current R <sub>0JC</sub> (Note 2)	Steady	T <sub>C</sub> = 100°C	1	332	
Power Dissipation	State	T <sub>C</sub> = 25°C	P <sub>D</sub>	314	W
R <sub>θJC</sub> (Note 2)		T <sub>C</sub> = 100°C	1	157	
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	54	Α
Current R <sub>θJA</sub> (Notes 1, 2)	Steady	T <sub>A</sub> = 100°C		38	
Power Dissipation	State	T <sub>A</sub> = 25°C	$P_{D}$	4.2	W
R <sub>θJA</sub> (Notes 1, 2)		T <sub>A</sub> = 100°C	1	2.1	
Pulsed Drain Current	$T_A = 25$	°C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	900	Α
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C
Source Current (Body Diode)			I <sub>S</sub>	260	Α
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = 40 A)			E <sub>AS</sub>	800	mJ
Lead Temperature Soldering Reflow for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 2)	$R_{\theta JC}$	0.48	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	36	

- 1. Surface-mounted on FR4 board using a 1 in<sup>2</sup> pad size, 2 oz. Cu pad.
- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

1

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
60 V	0.75 mΩ @ 10 V	470 A





H-PSOF8L CASE 100CU

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NVBLS0D7N06C	H-PSOF8L (Pb-Free)	2000 / Tape & Reel
NVBLS0D7N06CAF	H-PSOF8L (Pb-Free)	2000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

Table 1. ELECTRICAL CHARACTERISTICS ( $T_J$  = 25°C unless otherwise noted)

Parameter	Symbol	Test Cond	litions	Min	Тур	Max	Units
OFF CHARACTERISTICS	•			•			•
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$I_D = 250 \mu\text{A},  V_{GS} = 0 \text{V}$		60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>	I <sub>D</sub> = 661 μA, r	ef to 25°C		26.5		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 60 V,	T <sub>J</sub> = 25°C			10	μΑ
		$V_{GS} = 0 V$	T <sub>J</sub> = 125°C			100	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>0</sub>	<sub>SS</sub> = 20 V			100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{GS} = V_{DS}, I_{D}$	= 661 μΑ	2.0	2.8	4.0	V
Negative Threshold Temperature Coefficient	V <sub>GS(th)</sub> /T <sub>J</sub>	I <sub>D</sub> = 661 μA, r	ef to 25°C		9.8		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V,	I <sub>D</sub> = 80 A		0.56	0.75	mΩ
Forward Transconductance	9FS	V <sub>DS</sub> = 10 V, I	D = 80 A		310		S
CHARGES & CAPACTIANCES	•						
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 3	0 V, f = 10 kHz		13730		pF
Output Capacitance	C <sub>oss</sub>				6912		pF
Reverse Transfer Capacitance	C <sub>rss</sub>				92		pF
Total Gate Charge	Q <sub>G(tot)</sub>	$V_{GS} = 10 \text{ V}, V_{DS} = 30 \text{ V},$ $I_{D} = 80 \text{ A}$			170		nC
Threshold Gate Charge	Q <sub>G(th)</sub>				39		nC
Gate-to-Source Charge	$Q_{gs}$				62		nC
Gate-to-Drain Charge	$Q_{gd}$				16		nC
SWITCHING CHARACTERISTICS, V <sub>GS</sub> = 10	<b>V</b> (Note 3)						
Turn-On Delay Time	t <sub>d(on)</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 30 V, $I_{D}$ = 80 A, $R_{G}$ = 6 $\Omega$			37		ns
Rise Time	t <sub>r</sub>	I <sub>D</sub> = 80 A, H	$G = 6 \Omega$		57		ns
Turn-Off Delay Time	t <sub>d(off)</sub>				146		ns
Fall Time	t <sub>f</sub>				105		ns
DRAIN-SOURCE DIODE CHARACTERIST	cs						
Forward Diode Voltage	$V_{SD}$	I <sub>S</sub> = 80 A, V <sub>GS</sub> = 0 V	T <sub>J</sub> = 25°C		0.79	1.2	V
		I <sub>S</sub> = 80 A, V <sub>GS</sub> = 0 V	T <sub>J</sub> = 125°C		0.66		V
Reverse Recovery Time	t <sub>rr</sub>	$V_{GS}$ = 0 V, $dI_S/d_t$ = 100 A/ $\mu$ s, $I_S$ = 66 A			132		ns
Charge Time	t <sub>a</sub>				64		ns
Discharge Time	t <sub>b</sub>				68		ns
Reverse Recovery Charge	Q <sub>rr</sub>				386		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Switching characteristics are independent of operating junction temperatures

#### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On–Resistance vs.  $V_{\text{GS}}$ 




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Gate Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. I<sub>PEAK</sub> vs. Time in Avalanche

## **TYPICAL CHARACTERISTICS**





Figure 13. Thermal Characteristics (Junction-to-Ambient)



## В (2x) a ccc D2 (2x) TERMINAL 1 CORNER Α INDEX AREA <u>5</u> (DATUM A) b (8x) bbbM C A B D4 (2x) E2 (2x) ddd(M) C L2 (8x) ·L1 🙆 SECTION "A-A" TOP VIEW DETAIL "B" η(4X) <del>Θ</del> // aaa C SIDE VIEW D1 DETAIL "B" SCALE: 2X D5 (2x) D6 D3 (2x) (2x)L3 (DATUM A) F6 (3x)E1 E3 E4 F5 √ b2 (8x)

#### H-PSOF8L 11.68x9.80x2.30, 1.20P CASE 100CU **ISSUE F**

#### **DATE 30 JUL 2024**



RECOMMENDATION \*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

#### NOTES:

HATCHED AREA

SCALE: 2X

- 1. PACKAGE STANDARD REFERENCE: JEDEC MO-299, ISSUE B.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 3. "e" REPRESENTS THE TERMINAL PITCH.
- 4. THIS DIMENSION INCLUDES ENCAPSULATION THICKNESS "A1", AND PACKAGE BODY THICKNESS, BUT DOES NOT INCLUDE ATTACHED FEATURES, e.g., EXTERNAL OR CHIP CAPACITORS. AN INTEGRAL HEATSLUG IS NOT CONSIDERED AS ATTACHED FEATURE. 5. A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE
- 6. DIMENSIONS b1,L1,L2 APPLY TO PLATED TERMINALS.
- 7. THE LOCATION AND SIZE OF EJECTOR MARKS ARE OPTIONAL.
  8. THE LOCATION AND NUMBER OF FUSED LEADS ARE OPTIONAL.

DIM	MILLIMETERS					
	MIN.	NOM.	MAX.			
Α	2.20	2.30	2.40			
A1	1.70	1.80	1.90			
b	0.70	0.80	0.90			
b1	9.70	9.80	9.90			
b2	0.35	0.45	0.55			
С	0.40	0.50	0.60			
D	10.28	10.38	10.48			
D/2	5.09	5.19	5.29			
D1	10.98	11.08	11.18			
D2	3.20	3.30	3.40			
D3	2.60	2.70	2.80			
D4	4.45	4.55	4.65			
D5	3.20	3.30	3.40			
D6	0.55	0.65	0.75			
E	9.80	9.90	10.00			
E1	7.30	7.40	7.50			
E2	0.30	0.40	0.50			
E3	7.40	7.50	7.60			
E4	8.20	8.30	8.40			

DIM	MILLIMETERS			
D <sub>II</sub> VI	MIN.	NOM.	MAX.	
E5	9.36	9.46	9.56	
E6	1.10	1.20	1.30	
E7	0.15	0.18	0.21	
е		1.20 BSC	;	
e/2	(	0.60 BSC	;	
Н	11.58	11.68	11.78	
H/2	5.74	5.84	5.94	
H1	7.15 BSC			
L	1.90	2.00	2.10	
L1	0.60	0.70	0.80	
L2	0.50	0.60	0.70	
L3	0.70 0.80 0.90			
θ		10° REF		
θ1	10° REF			
aaa	0.20			
bbb	0.25			
ccc	0.20			
ddd	0.20			
eee	0.10			

# **GENERIC MARKING DIAGRAM\***

HEAT SLUG TERMINAL

Α = Assembly Location

**BOTTOM VIEW** 

D/2

= Year

<u>/8</u>\

L (8x)

(DATUM B)

WW = Work Week

= Assembly Lot Code XXXX = Specific Device Code

AYWWZZ XXXXXXX XXXXXXX

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13813G	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	H-PSOF8L 11.68x9.80x2.30, 1.20P		PAGE 1 OF 1	

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales