

ESD Protection Diode

Low Capacitance ESD Protection for High Speed Data

NUP3115UPMU

The three–line voltage transient suppressor array is designed to protect voltage–sensitive components that require ultra–low capacitance from ESD and transient voltage events. This device features a common anode design which protects three independent high speed data lines and a $V_{\rm CC}$ power line in a single six–lead UDFN low profile package.

Excellent clamping capability, low capacitance, low leakage, and fast response time make these parts ideal for ESD protection on designs where board space is at a premium. Because of its low capacitance, it is suited for use in high frequency designs such as a USB 2.0 high speed.

Features

- Low Capacitance 0.8 pF
- UDFN Package, 1.6 x 1.6 mm
- Low Profile of 0.50 mm for Ultra Slim Design
- Stand Off Voltage: 5.5 V
- Low Leakage
- Protects up to Three Data Lines Plus a V_{CC} Pin
- V_{CC} Pin = 15 V Protection
- D₁, D₂, and D₃ Pins = 6.4 V Minimum Protection
- IEC61000-4-2: Level 4 ESD Protection
- This is a Pb-Free Device

Typical Applications

- USB 2.0 High-Speed Interface
- Cell Phones
- MP3 Players
- SIM Card Protection


MAXIMUM RATINGS (T_J = 25°C, unless otherwise specified)

Symbol	Rating	Value	Unit
I _{PK}	Peak Pulse Current V_{CC} Diode 8x20 μ sec double exponential waveform	5.0	Α
T_J	Operating Junction Temperature Range	-40 to 125	°C
T _{STG}	Storage Temperature Range	-55 to 150	°C
TL	Lead Solder Temperature – Maximum (10 seconds)	260	°C
ESD	IEC 61000-4-2 Contact	8000	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1

See Application Note AND8308/D for further description of survivability specs.



MARKING DIAGRAM



UDFN6 1.6x1.6 MU SUFFIX CASE 517AP




P3 = Specific Device Code

 \overline{M} = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS



ORDERING INFORMATION

Device	Package	Shipping [†]
NUP3115UPMUTAG	UDFN6 (Pb-Free)	3000/Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

NUP3115UPMU

ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise noted)

Symbol	Parameter
I _{PP}	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ I _{PP}
V_{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V_{BR}	Breakdown Voltage @ I _T
Ι _Τ	Test Current
I _F	Forward Current
V _F	Forward Voltage @ I _F
P_{pk}	Peak Power Dissipation
С	Max. Capacitance @ V _R = 0 and f = 1.0 MHz



^{*}See Application Note AND8308/D for detailed explanations of datasheet parameters.

ELECTRICAL CHARACTERISTICS (T_J = 25°C, unless otherwise specified)

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
Reverse Working Voltage (D ₁ , D ₂ , and D ₃)	(Note 1)	V_{RWM1}	-	-	5.5	V
Reverse Working Voltage (V _{CC})	(Note 1)	V_{RWM2}	-	-	12	V
Breakdown Voltage (D ₁ , D ₂ , and D ₃)	I _T = 1 mA, (Note 2)	V_{BR}	6.0	6.8	8.0	V
Breakdown Voltage (V _{CC})	I _T = 1 mA, (Note 2)	V _{BR2}	15	16	16.8	V
Reverse Leakage Current (D ₁ , D ₂ , and D ₃)	@ V _{RWM1}	I _R	-	-	1.0	μΑ
Reverse Leakage Current (D ₁ , D ₂ , and D ₃)	@ 3.3 V	I _R	-	-	85	nA
Reverse Leakage Current (V _{CC})	@ V _{RWM2}	I _R	-	-	1.0	μΑ
Clamping Voltage (D ₁ , D ₂ , and D ₃)	I _{PP} = 1 A	V _C	-	9.4	-	V
Clamping Voltage (V _{CC})	I _{PP} = 1 A	V _C	-	18.5	-	V
Clamping Voltage (V _{CC})	I _{PP} = 3 A	V _C	-	22	-	V
Junction Capacitance (D ₁ , D ₂ , and D ₃)	V _R = 0 V, f = 1 MHz (Line to GND)	CJ	-	0.8	1.0	pF
Clamping Voltage	Per IEC 61000-4-2 (Note 4)	VC Figure 1 and 2		V		

- Surge protection devices are normally selected according to the working peak reverse voltage (V_{RWM}), which should be equal or greater than the DC or continuous peak operating voltage level.
- 2. V_{BR} is measured at pulse test current I_T.
- 3. Surge current waveform per Figure 5.
- 4. Typical waveform. For test procedure see Figures 3 and 4 and Application Note AND8307/D.




Figure 1. ESD Clamping Voltage Screenshot Positive 8 kV Contact per IEC61000-4-2




Figure 2. ESD Clamping Voltage Screenshot Negative 8 kV Contact per IEC61000-4-2

NUP3115UPMU

IEC 61000-4-2 Spec.

Level	Test Volt- age (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 3. IEC61000-4-2 Spec




Figure 4. Diagram of ESD Test Setup

The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.

ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. **onsemi** has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how **onsemi** creates these screenshots and how to interpret them please refer to AND8307/D.




Figure 5. 8 x 20 μs Pulse Waveform

DATE 26 OCT 2007



0.10 C

PIN ONE REFERENCE

 \triangle


0.10 C




В




OPTIONAL CONSTRUCTION






-**D**

TOP VIEW



SOLDERMASK DEFINED MOUNTING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND
- 0.30 mm FROM TERMINAL. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.45	0.55		
A1	0.00	0.05		
A3	0.13	REF		
b	0.20	0.30		
D	1.60 BSC			
E	1.60 BSC			
е	0.50 BSC			
D2	1.10	1.30		
E2	0.45	0.65		
K	0.20			
L	0.20	0.40		
L1	0.00	0.15		

GENERIC MARKING DIAGRAM*



XX = Specific Device Code

M = Date Code

■ = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking.

Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98AON25711D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	6 PIN UDFN, 1.6X1.6, 0.5P		PAGE 1 OF 1	

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales