

# **MOSFET** - Power, Single N-Channel, Source Down, WDFN9

80 V, 3.6 mΩ, 107 A

Product Preview

# NTTFSSH4D0N08XL

#### **Features**

- Advanced Source–Down Package Technology (3.3 x 3.3 mm) with Excellent Thermal Conduction
- Ultra Low R<sub>DS(on)</sub> to Improve System Efficiency
- Low Q<sub>G</sub> and Capacitance to Minimize Driving and Switching Losses
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

### **Applications**

- High Switching Frequency DC-DC Conversion
- Synchronous Rectifier

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)


Parameter		Symbol	Value	Unit
Drain-to-Source Voltage		V <sub>DSS</sub>	80	V
Gate-to-Source Voltage		$V_{GS}$	±20	V
Continuous Drain Current	T <sub>C</sub> = 25°C	I <sub>D</sub>	107	Α
(Note 1)	T <sub>C</sub> = 100°C		76	
Power Dissipation (Notes 1, 2)	Power Dissipation (Notes 1, 2) T <sub>C</sub> = 25°C		102	W
Pulsed Drain Current $ T_{C} = 25^{\circ}C, \\ t_{p} = 10 \; \mu s $		I <sub>DM</sub>	419	Α
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C
Continuous Source-Drain Current (Body Diode)		I <sub>S</sub>	160	Α
Single Pulse Avalanche Energy (I <sub>PK</sub> = 40 A)		E <sub>AS</sub>	80	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- The entire application environment impacts the thermal resistance values shown, they are not constants and are valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 1 in<sup>2</sup> pad size, 1 oz Cu pad.
- 3.  $E_{AS}$  of 80 mJ is based on started  $T_J = 25^{\circ}C$ ,  $I_{AS} = 40$  A,  $V_{GS} = 10$  V, 100% avalanche tested.

This document contains information on a product under development. **onsemi** reserves the right to change or discontinue this product without notice.

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
80 V	3.6 m $\Omega$ @ 10 V	107 A
80 V	5.3 mΩ @ 4.5 V	107 A



**N-CHANNEL MOSFET** 



#### WDFN9 CASE 511EB

#### MARKING DIAGRAM



4D0N08 = Specific Device Code

A = Assembly Location

WL = Wafer Lot Y = Year WW = Work Week

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 5 of this data sheet.

#### THERMAL CHARACTERISTICS

Parameter	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.5	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	60	

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V, } I_D = 1 \text{ mA, } T_J = 25^{\circ}\text{C}$	80			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	ΔV <sub>(BR)DSS</sub> / ΔT <sub>J</sub>	I <sub>D</sub> = 1 mA, Referenced to 25°C		32		mV/°C	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 80 V, T <sub>J</sub> = 25°C			10	μΑ	
		V <sub>DS</sub> = 80 V, T <sub>J</sub> = 125°C			250		
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V			100	nA	
ON CHARACTERISTICS							
Drain-to-Source On Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 23 A		3.1	3.6	mΩ	
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 18 A		3.9	5.3	3	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = 115 \mu A$ , $T_J = 25^{\circ} C$	1.5		2.1	V	
Gate Threshold Voltage Temperature Coefficient	$\Delta V_{GS(TH)}/ \Delta T_J$	$V_{GS} = V_{DS}$ , $I_D = 115 \mu A$		-6		mV/°C	
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 23 A		156		S	
CHARGES, CAPACITANCES & GATE RE	SISTANCE						
Input Capacitance	C <sub>ISS</sub>			2520		pF	
Output Capacitance	C <sub>OSS</sub>	., ., ., ., ., ., ., ., ., ., ., ., ., .		630			
Reverse Transfer Capacitance	C <sub>RSS</sub>	$V_{GS} = 0 \text{ V}, V_{DS} = 40 \text{ V}, f = 1 \text{ MHz}$		18			
Output Charge	Q <sub>OSS</sub>			47		nC	
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DD</sub> = 40 V, I <sub>D</sub> = 23 A		19			
				40			
Threshold Gate Charge	Q <sub>G(TH)</sub>			4.6			
Gate-to-Source Charge	$Q_{GS}$	V <sub>GS</sub> = 10 V, V <sub>DD</sub> = 40 V, I <sub>D</sub> = 23 A		8.1			
Gate-to-Drain Charge	$Q_{GD}$			6.2			
Gate Plateau Voltage	$V_{GP}$			3.1		٧	
Gate Resistance	$R_{G}$	f = 1 MHz		0.4		Ω	
SWITCHING CHARACTERISTICS							
Turn-On Delay Time	t <sub>d(ON)</sub>			11		ns	
Rise Time	t <sub>r</sub>	Resistive Load,		5			
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$V_{GS}$ = 0/10 V, $V_{DD}$ = 40 V, $I_{D}$ = 23 A, $R_{G}$ = 2.5 $\Omega$		28			
Fall Time	t <sub>f</sub>	-		4			
SOURCE-TO-DRAIN DIODE CHARACTE	RISTICS						
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS} = 0 \text{ V}, I_S = 23 \text{ A}, T_J = 25^{\circ}\text{C}$		0.8	1.2	V	
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 23 A, T <sub>J</sub> = 125°C		0.7			
Reverse Recovery Time	t <sub>RR</sub>			19		ns	
Charge Time	ta	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 23 A,		11			
Discharge Time	t <sub>b</sub>	dl/dt = 1000 A/μs, V <sub>DD</sub> = 40 V		8			
Reverse Recovery Charge	Q <sub>RR</sub>			109		nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate Voltage




Figure 4. On-Resistance vs. Drain Current




Figure 5. Normalized On–Resistance vs. Junction Temperature




Figure 6. Drain Leakage Current vs. Drain Voltage

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Characteristics




Figure 8. Gate Charge Characteristics




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Characteristics




Figure 11. Safe Operating Area (SOA)





Figure 12. Avalanche Current vs. Pulse Time (UIS)

#### **TYPICAL CHARACTERISTICS**






Figure 13. Gate Threshold Voltage vs. Junction Temperature

Figure 14. IDM vs. Pulse Width




Figure 15. Transient Thermal Response

#### **ORDERING INFORMATION**


Device	Marking	Package	Shipping <sup>†</sup>
NTTFSSH4D0N08XLTWG	4D0N08	WDFN9 (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

# WDFN9 3.3x3.3, 0.65P

CASE 511EB **ISSUE B** 



UNIT IN MILLIMETER					
DIM	MIN	NOM	MAX		
Α	0.70	0.75	0.80		
A1	0.00	0.02	0.05		
А3		0.20 REF			
b	0.25	0.30	0.35		
b2	0.37	0.42	0.47		
О	3.20	3.30	3.40		
D1	2.31	2.41	2.51		
D2	1.58	1.68	1.78		
D3	2.31	2.41	2.51		
Е	3.20	3.30	3.40		
E1	1.50	1.60	1.70		
E2	0.84	0.94	1.04		
E3	0.20	0.25	0.30		
E4	0.35	0.45	0.55		
е	0.650 BSC				
e/2	0.325 BSC				
k	0.75 REF				
k1	0.45 REF				
L	0.73	0.83	0.93		
L1	0.10	0.20	0.30		
L4	0.40	0.50	0.60		

onsemi. On Semi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries. LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems

LAND PATTERN RECOMMENDATION

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING

TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

Technical Library: www.onsemi.com/design/resources/technical-documentation

5

onsemi Website: www.onsemi.com

8

-D3 **BOTTOM VIEW** 

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales