

MOSFET – Power, Single N-Channel, Logic Level, DUAL COOL[®] DFN8 5x6 40 V, 0.7 mΩ, 349 A

Product Preview

NTMFSC0D7N04XL

Features

- Low R_{DS(on)} to Minimize Conduction Loss
- Low Q_{RR} with Soft Recovery to Minimize E_{RR} Loss and Voltage Spike
- Low Q_G and Capacitance to Minimize Driving and Switching Loss
- Advanced Dual-Sided Cooled Packaging
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- High Switching Frequency DC-DC Conversion
- Synchronous Rectification

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)


Parameter		Symbol	Value	Unit
Drain-to-Source Voltage		V _{DSS}	40	V
Gate-to-Source Voltage	DC	V _{GS}	±20	V
Continuous Drain Current	T _C = 25°C	I _D	349	Α
(Note 2)	T _C = 100°C		247	
Power Dissipation (Note 2)	T _C = 25°C	P _D	167	W
	T _C = 100°C		83	
Pulsed Drain Current	T _C = 25°C,	I _{DM}	1667	Α
Pulsed Source Current (Body Diode)	t _p = 100 μs	I _{SM}	1667	
Operating Junction and Storage Range	T _J , T _{STG}	-55 to +175	°C	
Source Current (Body Diode)	I _S	256	Α	
Single Pulse Avalanche Energy (I _{PK} = 97 A) (Note 3)		E _{AS}	470	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Surface-mounted on FR4 board using 1 in² pad size, 1 oz Cu pad.
- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 3. EAS of 470 mJ is based on started T_J = 25°C, I_{AS} = 97 A, V_{DD} = 32 V, V_{GS} = 10 V, 100% avalanche tested.

This document contains information on a product under development. **onsemi** reserves the right to change or discontinue this product without notice.


V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
40 V	0.7 mΩ @ 10 V	349 A
40 V	1.1 mΩ @ 4.5 V	349 A



N-CHANNEL MOSFET



DFN8 5x6.15 CASE 506EG



MARKING

3U = Specific Device Code A = Assembly Location Y = Year

W = Work Week

Z = Assembly Lot Code

ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 6 of this data sheet.

THERMAL CHARACTERISTICS

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case, Bottom	$R_{ heta JC}$	0.9	°C/W
Thermal Resistance, Junction-to-Case, Top	$R_{ heta JT}$	1.4	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{ heta JA}$	38	°C/W

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
OFF CHARACTERISTICS	•					
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	$\Delta V_{(BR)DSS}/ \Delta T_J$	I _D = 1 mA, Referenced to 25°C		16.6		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 40 V, T _J = 25°C			10	μΑ
		V _{DS} = 40 V, T _J = 125°C			100	
Gate-to-Source Leakage Current	I _{GSS}	V _{GS} = 20 V, V _{DS} = 0 V			100	nA
ON CHARACTERISTICS						
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D = 49 A		0.58	0.7	mΩ
		V _{GS} = 6 V, I _D = 49 A		0.66	0.9	
		V _{GS} = 4.5 V, I _D = 39 A		0.77	1.1	
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1.3		2.2	V
Gate Threshold Voltage Temperature Coefficient	ΔV _{GS(TH)} / ΔT _J	$V_{GS} = V_{DS}$, $I_D = 250 \mu A$		-5.35		mV/°C
Forward Transconductance	9FS	V _{DS} = 5 V, I _D = 49 A		245		S
CHARGES, CAPACITANCES & GATE RES	SISTANCE					
Input Capacitance	C _{ISS}	V _{GS} = 0 V, V _{DS} = 20 V, f = 1 MHz		7090		pF
Output Capacitance	C _{OSS}			1860		
Reverse Transfer Capacitance	C _{RSS}			40		
Output Charge	Q _{OSS}	V _{GS} = 0 V, V _{DS} = 20 V		72		nC
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 4.5 \text{ V}, V_{DD} = 20 \text{ V}; I_D = 49 \text{ A}$		42		
		V _{GS} = 6 V, V _{DD} = 20 V; I _D = 49 A		57		
		V _{GS} = 10 V, V _{DD} = 20 V; I _D = 49 A		96		
Threshold Gate Charge	Q _{G(TH)}			11		
Gate-to-Source Charge	Q_{GS}	V 40.V.V 00.V.I 40.A		20		
Gate-to-Drain Charge	Q_{GD}	$V_{GS} = 10 \text{ V}, V_{DD} = 20 \text{ V}; I_D = 49 \text{ A}$		6		
Gate Plateau Voltage	V_{GP}			2.89		V
Gate Resistance	R_{G}	f = 1 MHz		0.5		Ω
SWITCHING CHARACTERISTICS	-					
Turn-On Delay Time	t _{d(ON)}			25		ns
Rise Time	t _r	Resistive Load,		7		
Turn-Off Delay Time	t _{d(OFF)}	$V_{GS} = 0/10 \text{ V}, V_{DD} = 20 \text{ V},$ $I_D = 49 \text{ A}, R_G = 2.5 \Omega$		64		
Fall Time	t _f			5		1

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
SOURCE-TO-DRAIN DIODE CHARACTERISTICS						
Forward Diode Voltage	V_{SD}	$V_{GS} = 0 \text{ V}, I_S = 49 \text{ A}, T_J = 25^{\circ}\text{C}$		0.8	1.2	V
		V _{GS} = 0 V, I _S = 49 A, T _J = 125°C		0.65		
Reverse Recovery Time	t _{RR}			39		ns
Charge Time	t _a	V _{GS} = 0 V, dI/dt = 300 A/μs,		21		
Discharge Time	t _b	$V_{GS} = 0 \text{ V, dI/dt} = 300 \text{ A/}\mu\text{s,}$ $I_{S} = 49 \text{ A, V}_{DD} = 20 \text{ V}$		18		
Reverse Recovery Charge	Q_{RR}	1		87		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

TYPICAL CHARACTERISTICS

1200

V_{DS}=5V





Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate Voltage

Figure 4. On-Resistance vs. Drain Current






Figure 5. Normalized ON Resistance vs. Junction Temperature

Figure 6. Drain Leakage Current vs. Drain Voltage

1000000

TYPICAL CHARACTERISTICS (continued)




Figure 7. Capacitance Characteristics

Figure 8. Gate Charge Characteristics




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Characteristics




Figure 11. Safe Operating Area (SOA)




Figure 12. Avalanche Current vs. Pulse Time (UIS)

TYPICAL CHARACTERISTICS (continued)




Figure 13. Gate Threshold Voltage vs. Junction Temperature




Figure 14. Thermal Characteristics

DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NTMFSC0D7N04XLTWG	3U	DFN8 5x6 (Pb–Free/Halogen Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


DUAL COOL is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.




DFN8 5x6.15, 1.27P, DUAL COOL

CASE 506EG ISSUE D

DATE 25 AUG 2020






NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.

SEATING PLANE

- 4. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- 5. SEATING PLANE IS DEFINED BY THE TERMINALS.
 "A1" IS DEFINED AS THE DISTANCE FROM THE
 SEATING PLANE TO THE LOWEST POINT ON THE
 PACKAGE BODY.

	// 0.10 C	Θ
FRONT VIEW SEE	8X A	A1 ,
DETAIL "B"	O.10 C DETAIL "B"	C






SCALE: 2:1

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRMD.

DIM	MILLIMETERS		
Divi	MIN.	NOM.	MAX.
Α	0.85	0.90	0.95
A1	-	-	0.05
A2	ı	-	0.05
b	0.31	0.41	0.51
b1	0.21	0.31	0.41
С	0.20	0.25	0.30
D	4.90	5.00	5.10
D1	4.80	4.90	5.00
D2	3.67	3.82	3.97
D3	2.60 REF		
D4	0.86 REF		
E	6.05	6.15	6.25
E1	5.70	5.80	5.90
E2	3.38	3.48	3.58
E3	•	3.30 REF	
E4	Ī	0.50 REF	
E5	Û	0.34 REF	:
E6	(0.30 REF	:
E7	-	0.52 REF	:
е	1	1.27 BSC	;
1/2e	0.635 BSC		
K	1.30	1.40	1.50
L	0.56	0.66	0.76
L1	0.52	0.62	0.72
θ	0°		12°

GENERIC MARKING DIAGRAM*

BOTTOM VIEW



XXXX = Specific Device Code

A = Assembly Location

Y = Year

WW = Work Week

ZZ = Assembly Lot Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON84257G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN8 5x6.15, 1.27P, DUAL COOL		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales