# **Power MOSFET**

# 30 V, 35 A, Single N-Channel, SO-8 Flat Lead Package

#### **Features**

- Thermally and Electrically Enhanced Packaging Compatible with Standard SO–8 Package Footprint
- New Package Provides Capability of Inspection and Probe After Board Mounting
- Ultra Low R<sub>DS(on)</sub> (at 4.5 V<sub>GS</sub>), Low Gate Resistance and Low Q<sub>G</sub>
- Optimized for Low Side Synchronous Applications
- High Speed Switching Capability
- These are Pb-Free Devices

#### **Applications**

- Notebook Computer Vcore Applications
- Network Applications
- DC-DC Converters

# MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rat	ing		Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	30	V
Gate-to-Source Voltag	Gate-to-Source Voltage		$V_{GS}$	±20	V
Continuous Drain	Steady	T <sub>A</sub> = 25°C	I <sub>D</sub>	22	Α
Current (Note 1)	State	T <sub>A</sub> = 85°C		16	
	t ≤10 s	T <sub>A</sub> = 25°C		35	
Power Dissipation (Note 1)	Steady State	T <sub>A</sub> = 25°C	P <sub>D</sub>	2.7	W
	t ≤10 s			7.2	
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	13.5	Α
Current (Note 2)		T <sub>A</sub> = 85°C		10	
Power Dissipation (Note 2)	Steady State	T <sub>A</sub> = 25°C	P <sub>D</sub>	1.1	W
Power Dissipation R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 25°C	P <sub>D</sub>	96.2	W
Pulsed Drain Current	$t_p = 1$	10 μs	I <sub>DM</sub>	288	Α
Operating Junction and Storage Temperature		T <sub>J</sub> , T <sub>stg</sub>	–55 to 150	°C	
Continuous Source Current (Body Diode)			I <sub>S</sub>	6.0	Α
Single Pulse Drain-to-Source Avalanche Energy ( $V_{DD}$ = 30 V, $V_{GS}$ = 10 V, $I_{PK}$ = 30 A, L = 1 mH, $R_G$ = 25 $\Omega$ )			E <sub>AS</sub>	450	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- Surface-mounted on FR4 board using 1" sq. pad size (Cu area = 650 mm<sup>2</sup> [1 oz] including traces).
- Surface-mounted on FR4 board using the minimum recommended pad size (Cu area = 50 mm<sup>2</sup>).




# ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX	
30 V	1.8 mΩ @ 10 V	35 A	
00 1	2.7 m $\Omega$ @ 4.5 V	007	







**MARKING** 

4108N = Specific Device Code A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTMFS4108NT1G	SO-8 FL (Pb-Free)	1500 Tape / Reel
NTMFS4108NT3G	SO-8 FL (Pb-Free)	5000 Tape / Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# THERMAL RESISTANCE RATINGS

Rating	Symbol	Max	Unit
Junction-to-Case (Drain Terminal)	$R_{ heta JC}$	1.3	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{ heta JA}$	45.7	
Junction-to-Ambient - t ≤ 10 s (Note 3)	$R_{ heta JA}$	17.3	
Junction-to-Ambient - Steady State (Note 4)	$R_{ heta JA}$	117	

Characteristic	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•						
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				21		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 \text{ V}, V_{DS} = 24 \text{ V}$ $T_J = 25^{\circ}\text{C}$ $T_J = 125^{\circ}\text{C}$				1.0	μΑ
		$V_{GS} = 0 \text{ V}, V_{DS} = 24 \text{ V}$	T <sub>J</sub> = 125°C			25	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> =				100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 3$	250 μΑ	1.0		2.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				7.5		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> =	= 19 A		2.7	3.4	mΩ
		V <sub>GS</sub> = 10 V, I <sub>D</sub> =	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 21 A		1.8	2.2	1
Forward Transconductance	9FS	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 10 A			25		S
CHARGES, CAPACITANCES AND GATE R	ESISTANCE						•
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 15 V			6000		pF
Output Capacitance	C <sub>OSS</sub>				1200		1
Reverse Transfer Capacitance	C <sub>RSS</sub>				700		1
Total Gate Charge	Q <sub>G(TOT)</sub>				54		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 24 V, I <sub>D</sub> = 21 A			11		7
Gate-to-Source Charge	$Q_{GS}$				16		
Gate-to-Drain Charge	$Q_{GD}$				23		7
Gate Resistance	$R_{G}$				0.7		Ω
SWITCHING CHARACTERISTICS, V <sub>GS</sub> = 10	<b>V</b> (Note 6)						•
Turn-On Delay Time	t <sub>d(ON)</sub>				45		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub>	= 15 V.		60		
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_D = 1.0 \text{ A}, R_G = 6.0 \Omega$			70		
Fall Time	t <sub>f</sub>				140		
DRAIN-SOURCE DIODE CHARACTERISTI	cs				•		•
Forward Diode Voltage	$V_{SD}$		T <sub>J</sub> = 25°C		0.72	1.1	V
		$V_{GS} = 0 \text{ V}, I_{S} = 6.0 \text{ A}$	T <sub>J</sub> = 125°C		0.65	† †	
Reverse Recovery Time	t <sub>RR</sub>		1		41		ns
Charge Time	ta	$V_{GS} = 0 \text{ V, } d_{IS}/d_t = 100 \text{ A}/\mu\text{s,}$ $I_S = 6.0 \text{ A}$			20		
Discharge Time	t <sub>b</sub>				21		
Reverse Recovery Charge	Q <sub>RR</sub>				45		nC

- Surface-mounted on FR4 board using 1" sq. pad size (Cu area = 650 mm² [1 oz] including traces).
   Surface-mounted on FR4 board using the minimum recommended pad size (Cu area = 50 mm²).
   Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
   Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL PERFORMANCE CURVES**





Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics








Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage





 $V_{GS} = 0 V$ 

Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### **TYPICAL PERFORMANCE CURVES**




Figure 7. Capacitance Variation

Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

# **TYPICAL PERFORMANCE CURVES**




Figure 12. FET Thermal Response





DFN5 5x6, 1.27P (SO-8FL) CASE 488AA **ISSUE N** 

# **DATE 25 JUN 2018**

#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION D1 AND E1 DO NOT INCLUDE
- MOLD FLASH PROTRUSIONS OR GATE BURRS

	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.90	1.00	1.10	
A1	0.00		0.05	
b	0.33	0.41	0.51	
С	0.23	0.28	0.33	
D	5.00	5.15	5.30	
D1	4.70	4.90	5.10	
D2	3.80	4.00	4.20	
E	6.00	6.15	6.30	
E1	5.70	5.90	6.10	
E2	3.45	3.65	3.85	
е	1.27 BSC			
G	0.51	0.575	0.71	
K	1.20	1.35	1.50	
L	0.51	0.575	0.71	
L1	0.125 REF			
М	3.00	3.40	3.80	
θ	0 °		12 °	

### **GENERIC MARKING DIAGRAM\***



XXXXXX = Specific Device Code

= Assembly Location Α

Υ = Year W = Work Week ZZ = Lot Traceability

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.





**DETAIL** A

SIDE VIEW

\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

	DOCUMENT NUMBER:	98AON14036D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
ſ	DESCRIPTION:	DFN5 5x6, 1.27P (SO-8FL)		PAGE 1 OF 1	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales