Power MOSFET

-20 V, -3.0 A, Dual P-Channel ChipFET™

Features

- Low R_{DS(on)} for Higher Efficiency
- Logic Level Gate Drive
- Miniature ChipFET Surface Mount Package Saves Board Space
- Pb–Free Package is Available

Applications

• Power Management in Portable and Battery–Powered Products; i.e., Cellular and Cordless Telephones and PCMCIA Cards

MAXIMUM RATINGS (TA	= 25°C unless otherwise noted)
---------------------	--------------------------------

Rating	Symbol	5 secs	Steady State	Unit
Drain-Source Voltage	V _{DS}	-2	20	V
Gate-Source Voltage	V _{GS}	±	12	V
Continuous Drain Current $(T_J = 150^{\circ}C)$ (Note 1) $T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$	ID	±3.0 ±2.2	±2.2 ±1.6	A
Pulsed Drain Current	I _{DM}	±10		А
Continuous Source Current (Diode Conduction) (Note 1)	۱ _S	-3.0	-2.2	A
$\begin{array}{l} \mbox{Maximum Power Dissipation} \\ \mbox{(Note 1)} \\ T_A = 25^\circ C \\ T_A = 85^\circ C \end{array}$	P _D	2.1 1.1	1.1 0.6	W
Operating Junction and Storage Temperature Range	T _J , T _{stg}	–55 tc	+150	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.


1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.27 in sq [1 oz] including traces).



ON Semiconductor®

http://onsemi.com


V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX
–20 V	130 m Ω @ –4.5 V	-3.0 A
	215 mΩ @ –2.5 V	0.0 A



P-Channel MOSFET

P-Channel MOSFET





A7 = Specific Device Code

M = Month Code

= Pb-Free Package

ORDERING INFORMATION

Device	Package	Shipping [†]
NTHD5903T1	ChipFET	3000/Tape & Reel
NTHD5903T1G	ChipFET (Pb–Free)	3000/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit
Maximum Junction-to-Ambient (Note 2) t \leq 5 s Steady State	$R_{ heta JA}$	50 90	60 110	°C/W
Maximum Junction-to-Foot (Drain) Steady State	R_{\thetaJF}	30	40	°C/W

2. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.27 in sq [1 oz] including traces).

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)


Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit	
Static							
Gate Threshold Voltage	V _{GS(th)}	$V_{\text{DS}} = V_{\text{GS}}, \ I_{\text{D}} = -250 \ \mu\text{A}$	-0.6			V	
Gate-Body Leakage	I _{GSS}	V_{DS} = 0 V, V_{GS} = ±12 V			±100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = -16 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$			-1.0	μΑ	
		$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 85^{\circ}\text{C}$			-5.0		
On-State Drain Current (Note 3)	I _{D(on)}	V_{DS} \leq –5.0 V, V_{GS} = –4.5 V	-10			Α	
Drain-Source On-State Resistance (Note 3)	r _{DS(on)}	$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -2.2 \text{ A}$		0.130	0.155	Ω	
		$V_{GS} = -3.6$ V, $I_D = -2.0$ A		0.150	0.180		
		$V_{GS} = -2.5 \text{ V}, \text{ I}_{D} = -1.7 \text{ A}$		0.215	0.260		
Forward Transconductance (Note 3)	9 _{fs}	$V_{DS} = -10 \text{ V}, \text{ I}_{D} = -2.2 \text{ A}$		5.0		S	
Diode Forward Voltage (Note 3)	V _{SD}	$I_{\rm S}$ = -2.2 A, $V_{\rm GS}$ = 0 V		-0.8	-1.2	V	


Dynamic (Note 4)

Total Gate Charge	Qg		3.7	7.4	nC
Gate-Source Charge	Q _{gs}	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V},$ $I_{D} = -2.2 \text{ A}$	0.8		
Gate-Drain Charge	Q _{gd}		1.3		
Turn-On Delay Time	t _{d(on)}		13	20	ns
Rise Time	tr	V_{DD} = −10 V, R _L = 10 Ω I _D ≅ −1.0 A, V _{GEN} = −4.5 V,	35	55	
Turn-Off Delay Time	t _{d(off)}	$R_{\rm G} = 6 \ \Omega$	25	40	
Fall Time	t _f	-	25	40	
Source-Drain Reverse Recovery Time	t _{rr}	$I_F = -2.2 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	40	80	1

3. Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%. 4. Guaranteed by design, not subject to production testing.

TYPICAL ELECTRICAL CHARACTERISTICS





TYPICAL ELECTRICAL CHARACTERISTICS

Figure 11. Normalized Thermal Transient Impedance, Junction-to-Ambient

SOLDERING FOOTPRINT*




Figure 12. Basic

Figure 13. Style 2

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


BASIC PAD PATTERNS

The basic pad layout with dimensions is shown in Figure 12. This is sufficient for low power dissipation MOSFET applications, but power semiconductor performance requires a greater copper pad area, particularly for the drain leads.

The minimum recommended pad pattern shown in Figure 13 improves the thermal area of the drain connections (pins 5, 6, 7, 8) while remaining within the

confines of the basic footprint. The drain copper area is 0.0019 sq. in. (or 1.22 sq. mm). This will assist the power dissipation path away from the device (through the copper leadframe) and into the board and exterior chassis (if applicable) for the single device. The addition of a further copper area and/or the addition of vias to other board layers will enhance the performance still further.

onsemi




OPTIONAL SOLDERING FOOTPRINTS ON PAGE 2

DOCUMENT NUMBER:	98AON03078D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	ChipFET		PAGE 1 OF 2	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

ChipFET™ CASE 1206A-03 **ISSUE K**

DATE 19 MAY 2009



ADDITIONAL SOLDERING FOOTPRINTS*

Style 3

*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Style 5

DOCUMENT NUMBER:	98AON03078D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	ChipFET PAGE 2 OF			
the right to make changes without furth purpose, nor does onsemi assume an	er notice to any products herein. onsemi make ny liability arising out of the application or use	LLC dba onsemi or its subsidiaries in the United States and/or other cour es no warranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, incl e under its patent rights nor the rights of others.	oducts for any particular	

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>