

# **MOSFET** – Dual, P-Channel, ChipFET

-20 V, -4.1 A

# **NTHD4102P**

#### **Features**

- Offers an Ultra Low R<sub>DS(ON)</sub> Solution in the ChipFET Package
- Miniature ChipFET Package 40% Smaller Footprint than TSOP-6
- Low Profile (<1.1 mm) Allows it to Fit Easily into Extremely Thin Environments such as Portable Electronics
- Simplifies Circuit Design since Additional Boost Circuits for Gate Voltages are not Required
- Operated at Standard Logic Level Gate Drive, Facilitating Future Migration to Lower Levels using the same Basic Topology
- Pb-Free Package is Available

#### **Applications**

- Optimized for Battery and Load Management Applications in Portable Equipment such as MP3 Players, Cell Phones, and PDAs
- Charge Control in Battery Chargers
- Buck and Boost Converters

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Symbol	P	Value	Unit		
$V_{DSS}$	Drain-to-Source Voltage			-20	٧
$V_{GS}$	Gate-to-Source Vo	ltage		±8.0	V
I <sub>D</sub>	Continuous Drain	Stoody State	T <sub>A</sub> = 25°C	-2.9	Α
	Current (Note 1)	Steady State	T <sub>A</sub> = 85°C	-2.1	
		t ≤[10 s	T <sub>A</sub> = 25°C	-4.1	
P <sub>D</sub>	Power Dissipation (Note 1)  Steady State  t ≤ □ 0 s  T <sub>A</sub> = 25°C		1.1	W	
			1A = 25 C	2.1	
I <sub>DM</sub>	Pulsed Drain Current	t <sub>p</sub> =[](	-16	Α	
T <sub>J</sub> , T <sub>STG</sub>	Operating Junction and Storage Temperature			-55 to 150	°C
I <sub>S</sub>	Source Current (Body Diode)			-1.1	Α
TL	Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			260	°C

#### THERMAL RESISTANCE RATINGS

Symbol	Parameter	Max	Unit
	Junction-to-Ambient, Steady State (Note 1)	113	°C/W
$R_{\theta JA}$	Junction-to-Ambient, t ≤[] 0s (Note 1)	60	


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

 Surface mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces)



ChipFET CASE 1206A STYLE 2

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> TYP	I <sub>D</sub> MAX	
	64 mΩ @ -4.5 V		
-20 V	85 mΩ @ -2.5 V	-4.1 A	
	120 mΩ @ –1.8 V		



P-Channel MOSFET

P-Channel MOSFET

#### PIN **MARKING** CONNECTIONS **DIAGRAM** 1 s<sub>1</sub> $D_1$ hв 1 2 G<sub>1</sub> D₁ 2 2 $\boxed{3}$ $S_2$ $D_2$ 6 3 $\boxed{4}$ $G_2$ 4 η 5

C7 = Specific Device Code M = Month Code

= Pb-Free Package

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTHD4102PT1	ChipFET	3,000 / Tape & Reel
NTHD4102PT1G	ChipFET (Pb-Free)	3,000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

## NTHD4102P

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Characteristic	Test Condition	Min	Тур	Max	Unit
OFF CHARA	ACTERISTICS	•				
V <sub>(Br)DSS</sub>	Drain-to-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-20			V
V <sub>(Br)DSS/</sub> T <sub>J</sub>	Drain-to-Source Breakdown Voltage Temperature Coefficient			-15		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{GS} = 0 \text{ V}$ $T_J = 25^{\circ}\text{C}$			-1.0	μΑ
		$V_{GS} = 0 V V_{DS} = -16 V T_{J} = 25^{\circ}C$			-5.0	
I <sub>GSS</sub>	Gate-to-Source Leakage Current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8.0 \text{ V}$			±100	nA
ON CHARAC	CTERISTICS (Note 2)					
V <sub>GS(TH)</sub>	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = -250 \mu A$	-0.45		-1.5	V
V <sub>GS(TH)/</sub> T <sub>J</sub>	Gate Threshold Temperature Coefficient			2.7		mV/°C
R <sub>DS(ON)</sub>	Drain-to-Source On Resistance	$V_{GS} = -4.5 \text{ V}, I_D = -2.9 \text{ A}$		64	80	mΩ
		$V_{GS} = -2.5 \text{ V}, I_D = -2.2 \text{ A}$		85	110	1
		$V_{DS} = -1.8 \text{ V}, I_D = -1.0 \text{ A}$		120	170	
9FS	Forward Transconductance	$V_{DS} = -10 \text{ V}, I_D = -2.9 \text{ A}$		7.0		S
CHARGES,	CAPACITANCES, AND GATE RESISTANCE					
C <sub>ISS</sub>	Input Capacitance	V <sub>GS</sub> = 0 V, f = 1.0 MHz,		750		pF
Coss	Output Capacitance	V <sub>DS</sub> = -16 V		100		
C <sub>RSS</sub>	Reverse Transfer Capacitance			45		
Q <sub>G(TOT)</sub>	Total Gate Charge			7.6	8.6	nC
$Q_{GS}$	Gate-to-Source Charge	$V_{GS} = -4.5 \text{ V}, V_{DS} = -16 \text{ V},$ $I_{D} = -2.6 \text{ A}$		1.3		1
$Q_{GD}$	Gate-to-Drain Charge			2.6		
SWITCHING	CHARACTERISTICS (Note 3)					
t <sub>d(ON)</sub>	Turn-On Delay Time			5.5	10	ns
t <sub>r</sub>	Rise Time	V <sub>GS</sub> = -4.5 V, V <sub>DD</sub> = -16 V,		12	25	1
t <sub>d(OFF)</sub>	Turn-Off Delay Time	$I_D = -2.6 \text{ A}, R_G = 2.0 \Omega$		32	40	
t <sub>f</sub>	Fall Time			23	35	
DRAIN-SOL	JRCE DIODE CHARACTERISTICS					
V <sub>SD</sub>	Forward Diode Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = -1.1 A		-0.8	-1.2	V
t <sub>RR</sub>	Reverse Recovery Time			20	40	ns
ta	Charge Time	$V_{GS} = 0 \text{ V, dl}_{S}/\text{dt} = 100 \text{ A}/\mu\text{s,}$		15		1
tb	Discharge Time	I <sub>S</sub> = 1.0 A		5		1

Pulse test: pulse width ≤ 300 μs, duty cycle ≤ 2%
 Switching characteristics are independent of operating junction temperatures

#### NTHD4102P

## TYPICAL PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On–Resistance Variation with Temperature





Figure 5. Drain-to-Source Leakage Current vs. Voltage

#### TYPICAL PERFORMANCE CURVES (T, = 25°C unless otherwise noted) (continued)



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 6. Capacitance Variation

Figure 7. Gate-to-Source and Drain-to-Source Voltage vs. Total Gate Charge




Figure 8. Resistive Switching Time Variation vs. Gate Resistance




Figure 9. Diode Forward Voltage vs. Current





Figure 10. Maximum Rated Forward Biased Safe Operating Area





# **ChipFET™**

**DATE 19 MAY 2009** 


#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE. LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL
- AND VERTICAL SHALL NOT EXCEED 0.08 MM.
  DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS.
- NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE.

	MILLIMETERS				INCHES	
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	1.00	1.05	1.10	0.039	0.041	0.043
b	0.25	0.30	0.35	0.010	0.012	0.014
С	0.10	0.15	0.20	0.004	0.006	0.008
D	2.95	3.05	3.10	0.116	0.120	0.122
E	1.55	1.65	1.70	0.061	0.065	0.067
е	0.65 BSC			0.025 BSC		
e1		0.55 BSC			0.022 BSC	;
L	0.28	0.35	0.42	0.011	0.014	0.017
HE	1.80	1.90	2.00	0.071	0.075	0.079
θ	5° NOM				5° NOM	

STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:	STYLE 6:
PIN 1. DRAIN	PIN 1. SOURCE 1	PIN 1. ANODE	PIN 1. COLLECTOR	PIN 1. ANODE	PIN 1. ANODE
<ol><li>DRAIN</li></ol>	2. GATE 1	2. ANODE	2. COLLECTOR	<ol><li>ANODE</li></ol>	2. DRAIN
<ol><li>DRAIN</li></ol>	<ol><li>SOURCE 2</li></ol>	<ol><li>SOURCE</li></ol>	<ol><li>COLLECTOR</li></ol>	<ol><li>DRAIN</li></ol>	3. DRAIN
<ol><li>GATE</li></ol>	4. GATE 2	4. GATE	4. BASE	<ol><li>DRAIN</li></ol>	4. GATE
<ol><li>SOURCE</li></ol>	5. DRAIN 2	5. DRAIN	<ol><li>EMITTER</li></ol>	<ol><li>SOURCE</li></ol>	5. SOURCE
<ol><li>DRAIN</li></ol>	6. DRAIN 2	6. DRAIN	<ol><li>COLLECTOR</li></ol>	<ol><li>GATE</li></ol>	6. DRAIN
<ol><li>DRAIN</li></ol>	7. DRAIN 1	<ol><li>CATHODE</li></ol>	<ol><li>COLLECTOR</li></ol>	<ol><li>CATHODE</li></ol>	7. DRAIN
8. DRAIN	8. DRAIN 1	<ol><li>CATHODE</li></ol>	<ol><li>COLLECTOR</li></ol>	<ol><li>CATHODE</li></ol>	8. CATHODE / DRAIN

#### **SOLDERING FOOTPRINT**



#### **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code

М = Month Code

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.


# **OPTIONAL SOLDERING FOOTPRINTS ON PAGE 2**

DOCUMENT NUMBER:	98AON03078D	AON03078D Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED (		
DESCRIPTION:	ChipFET		PAGE 1 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves brisefin and of 160 m are trademarked so defined values of services and of the confined values and of the values of the confined values and of the values of the confined values and of the values of the special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**DATE 19 MAY 2009** 

#### **ADDITIONAL SOLDERING FOOTPRINTS\***



\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON03078D	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"	
DESCRIPTION:	ChipFET		PAGE 2 OF 2

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales