MOSFET – Power, Complementary ChipFET 20 V, +3.9 A / -3.0 A

Features

- Complementary N-Channel and P-Channel MOSFET
- Small Size, 40% Smaller than TSOP-6 Package
- Leadless SMD Package Featuring Complementary Pair
- ChipFET Package Provides Great Thermal Characteristics Similar to Larger Packages
- Low R_{DS(on)} in a ChipFET Package for High Efficiency Performance
- Low Profile (< 1.10 mm) Allows Placement in Extremely Thin Environments Such as Portable Electronics
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Load Switch Applications Requiring Level Shift
- DC–DC Conversion Circuits
- Drive Small Brushless DC Motors
- Designed for Power Management Applications in Portable, Battery Powered Products

MAXIMUM RATINGS (T_J = $25^{\circ}C$ unless otherwise noted)

Parame	eter		Symbol	Value	Unit			
Drain-to-Source Voltage			V _{DSS}	20	v			
Gate-to-Source Voltage		5	V _{GS}	±12	V			
Continuous Drain Current (Note 1)	N-Ch Steady State	T _A = 25°C T _A = 85°C	L ^B	2.9 2.1	A			
	t ≤ 5	$T_A = 05 \text{ C}$ $T_A = 25^{\circ}\text{C}$	SEL	3.9				
o D ^E	P-Ch	T _A = 25°C	Ι _D	-2.2	А			
-HIS -	Steady State	T _A		-1.6				
	t ≤ 5	T _A = 25°C		-3.0				
Pulsed Drain Current	N-Ch	t = 10 μs	I _{DM}	12	А			
(Note 1)	P-Ch	t = 10 μs		-9.0				
Power Dissipation (Note 1)	Steady State	$T_A = 25^{\circ}C$	P _D	1.1	W			
	t ≤ 5	$T_A = 25^{\circ}C$		2.1				
Operating Junction and St Temperature	T _J , T _{STG}	–55 to 150	°C					
Lead Temperature for Solo (1/8" from case for 10 sec		poses	ΤL	260	°C			

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

 Surface Mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).



ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX
N-Channel	60 mΩ @ 4.5 V	3.9 A
20 V	80 mΩ @ 2.5 V	3.9 A
P-Channel	130 mΩ @ –4.5 V	3.0 A
–20 V	200 mΩ @ −2.5 V	GIOA

I-Channel MOSFET

P-Channel MOSFET






MARKING

DIAGRAM





= Pb-Free Package

ORDERING INFORMATION

Device	Package	Shipping [†]
NTHC5513T1G	ChipFET (Pb–Free)	3000/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit		
Junction-to-Ambient (Note 1)	Steady State	T₄ = 25°C	$R_{ hetaJA}$	110	°C/W
	t ≤ 5	$I_{A} = 25^{\circ}C$		60	

2. Surface Mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	N/P	Test Conditions		Min	Тур	Max	Unit
OFF CHARACTERISTICS (Note 3)								
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	Ν		I _D = 250 μA	20			V
		Р	V _{GS} = 0 V	I _D = -250 μA	-20			
Zero Gate Voltage Drain Current	I _{DSS}	Ν	V _{GS} = 0 V, V _{DS} =	= 16 V			1.0	μΑ
		Р	V_{GS} = 0 V, V_{DS} =	–16 V			-1.0	
		Ν	V _{GS} = 0 V, V _{DS} = 16 V	, T _J = 85 °C			5	
		Р	$V_{GS} = 0 V, V_{DS} = -16 V$	/, T _J = 85 °C		15	-5	1
Gate-to-Source Leakage Current	I _{GSS}		$V_{DS} = 0 V, V_{GS} =$	= ±12 V	77		±100	nA
ON CHARACTERISTICS (Note 3)					1.1			
Gate Threshold Voltage	V _{GS(TH)}	Ν		I _D = 250 μA	0.6		1.2	V
		Р	$V_{GS} = V_{DS}$	I _D = -250 μA	-0.6	2	-1.2	
Drain-to-Source On Resistance	R _{DS} (on)	N	V_{GS} = 4.5 V , I_{D} =	= 2.9 A G	0	0.058	0.080	
		Р	$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} =$	- 2.2 A	•	0.130	0.155	
		N	V _{GS} = 2.5 V , I _D =	= 2.3 A		0.077	0.115	Ω
		P	V _{GS} = -2.5 V, I _D =	-1.7 A		0.200	0.240	
Forward Transconductance	9FS	N	$V_{DS} = 10 V, I_D = 2.9 A$			6.0		S
	9, 8	P	V _{DS} = -10 V , I _D =	–2.2 A		6.0		
CHARGES AND CAPACITANCES		cO	I.I.E.					
Input Capacitance	CISS	N		V _{DS} = 10 V		180		pF
	LAS'	P		V _{DS} = -10 V		185		
Output Capacitance	C _{OSS}	N		V _{DS} = 10 V		80		
DEVIT	RE	Р	f = 1 MHz, V _{GS} = 0 V	V _{DS} = -10 V		95		
Reverse Transfer Capacitance	C _{RSS}	Ν		V _{DS} = 10 V		25		
THIC K		Р		V _{DS} = -10 V		30		
Total Gate Charge	Q _{G(TOT)}	Ν	V_{GS} = 4.5 V, V_{DS} = 10 V, I_{D} = 2.9 A			2.6	4.0	nC
		Р	$V_{GS} = -4.5$ V, $V_{DS} = -10$ V, $I_D = -2.2$ A		3.0	6.0		
Gate-to-Source Gate Charge	Q _{GS}	Ν	N $V_{GS} = 4.5 \text{ V}, V_{DS} = 10 \text{ V}, I_D = 2.9 \text{ A}$ 0.6		0.6		1	
		Р	$V_{GS} = -4.5 \text{ V}, \text{ V}_{DS} = -10$	V, I _D = -2.2 A		0.5		1
Gate-to-Drain "Miller" Charge	Q _{GD}	Ν	V _{GS} = 4.5 V, V _{DS} = 10 V	V, I _D = 2.9 A		0.7		1
		Р	V _{GS} = -4.5 V, V _{DS} = -10	V, I _D = -2.2 A		0.9		1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 3. Pulse Test: Pulse Width \leq 250 µs, Duty Cycle \leq 2%.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Parameter	Symbol	N/P	Test Conditions	Min	Тур	Max	Unit	
SWITCHING CHARACTERISTICS (Note 4)								
Turn-On Delay Time	t _{d(ON)}				5.0	10	ns	
Rise Time	tr	N	V_{DD} = 16 V, V_{GS} = 4.5 V, I_D = 2.9 A, R_G = 2.5 Ω		9.0	18		
Turn-Off Delay Time	t _{d(OFF)}				10	20		
Fall Time	t _f				3.0	6.0		
Turn-On Delay Time	t _{d(ON)}				7.0	12		
Rise Time	t _r	Р	$V_{DD} = -16 \text{ V}, \text{ V}_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -2.2 \text{ A},$		13	25		
Turn-Off Delay Time	t _{d(OFF)}		$R_G = 2.5 \Omega$		33	50		
Fall Time	t _f	1			27	40		


DRAIN-SOURCE DIODE CHARACTERISTICS

Forward Diode Voltage (Note 5)	V _{SD}	Ν	N/ 0.1/	I _S = 2.6 A		0.8	1.15	V
		Р	V _{GS} = 0 V	I _S = −2.1 A		-0.8	1.15	
Reverse Recovery Time (Note 4)	t _{RR}	Ν		l _S = 1.5 A		12.5		ns
		Р		I _S = -1.5 A	77	32		
Charge Time	ta	Ν		I _S = 1.5 A	*	9.0		
		Р	$V_{GS} = 0 V,$	l _S = −1.5 A		10		
Discharge Time	t _b	Ν	V _{GS} = 0 V, dI _S / dt = 100 A/μs	I _S = 1.5 A	0'	3.5		
		Р	EV	I _S = -1.5 A		22		
Reverse Recovery Charge	Q _{RR}	N	CNUR	I _S = 1.5 A		6.0		nC
		Р	ME OU	l _S = −1.5 A		15		

P U_S = -1.5 A 15 Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. Switching characteristics are independent of operating junction temperatures. 5. Pulse Test: Pulse Width ≤ 250 µs, Duty Cycle ≤ 2%.


TYPICAL N-CHANNEL PERFORMANCE CURVES

(T_J = 25° C unless otherwise noted)




TYPICAL N-CHANNEL PERFORMANCE CURVES


(T_J = 25°C unless otherwise noted)




TYPICAL P-CHANNEL PERFORMANCE CURVES

(T_J = 25°C unless otherwise noted)





SOLDERING FOOTPRINT*






Figure 22. Basic

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. Ronsemi


BASIC PAD PATTERNS

The basic pad layout with dimensions is shown in Figure 22. This is sufficient for low power dissipation applications, but power MOSFET semiconductor performance requires a greater copper pad area, particularly for the drain leads.

The minimum recommended pad pattern shown in Figure 23 improves the thermal area of the drain THIS DEVICE REPRES connections (pins 5, 6, 7, 8) while remaining within the

RMATION confines of the basic footprint. The drain copper area is 0.0019 sq. in. (or 1.22 sq. mm). This will assist the power dissipation path away from the device (through the copper lead-frame) and into the board and exterior chassis (if applicable) for the single device. The addition of a further copper area and/or the addition of vias to other board layers will enhance the performance still further.

onsemi




OPTIONAL SOLDERING FOOTPRINTS ON PAGE 2

DOCUMENT NUMBER:	98AON03078D	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	ChipFET		PAGE 1 OF 2		

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

ChipFET™ CASE 1206A-03 **ISSUE K**

DATE 19 MAY 2009



ADDITIONAL SOLDERING FOOTPRINTS*

Style 3

*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Style 5

DOCUMENT NUMBER:	98AON03078D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	ChipFET		PAGE 2 OF 2			
the right to make changes without furth purpose, nor does onsemi assume an	er notice to any products herein. onsemi make ny liability arising out of the application or use	LLC dba onsemi or its subsidiaries in the United States and/or other cour es no warranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, incl e under its patent rights nor the rights of others.	oducts for any particular			

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>