# **Power MOSFET**

# 25 V, 78 A, Single N-Channel, DPAK

#### **Features**

- Low R<sub>DS(on)</sub>
- Optimized Gate Charge
- Pb-Free Packages are Available

#### **Applications**

- Desktop VCORE
- DC-DC Converters
- Low Side Switch

#### **MAXIMUM RATINGS** (T<sub>.I</sub> = 25°C unless otherwise noted)

			ı	,	
Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	25	V
Gate-to-Source Voltage	Gate-to-Source Voltage			± 20	V
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	14.8	Α
Current (Note 1)		$T_C = 85^{\circ}C$		11.5	
Power Dissipation (Note 1)		T <sub>C</sub> = 25°C	P <sub>D</sub>	2.3	W
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	11.4	Α
Current (Note 2)	Steady	T <sub>C</sub> = 85°C		8.8	
Power Dissipation (Note 2)	State	T <sub>C</sub> = 25°C	P <sub>D</sub>	1.4	W
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	78	Α
Current (R <sub>θJC</sub> )		T <sub>C</sub> = 85°C		56	
Power Dissipation $(R_{\theta JC})$		T <sub>C</sub> = 25°C	P <sub>D</sub>	64	W
Pulsed Drain Current	t <sub>p</sub> =	: 10 μs	I <sub>DM</sub>	210	Α
Current Limited by Pack	age	T <sub>A</sub> = 25°C	I <sub>DmaxPkg</sub>	45	Α
Drain to Source dV/dt			dV/dt	8.0	V/ns
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
Source Current (Body Diode)			I <sub>S</sub>	78	Α
Single Pulse Drain-to-Source Avalanche Energy ( $V_{DD}$ = 24 V, $V_{GS}$ = 10 V, L = 5.0 mH, $I_L(pk)$ = 17 A, $R_G$ = 25 $\Omega$ )			E <sub>AS</sub>	722.5	mJ
Lead Temperature for S (1/8" from case for 10 s		Purposes	TL	260	°C

#### THERMAL RESISTANCE

Junction-to-Case (Drain)	$R_{ heta JC}$	1.95	°C/W
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	65	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta,IA}$	110	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. Surface—mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).
- 2. Surface-mounted on FR4 board using the minimum recommended pad size.



### ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX	
25 V	4.6 @ 10 V	78 A	
	6.5 @ 4.5 V	70 K	










CASE 369AA DPAK (Bend Lead) STYLE 2

CASE 369D DPAK (Straight Lead) STYLE 2

CASE 369AD IPAK (Straight Lead)

# MARKING DIAGRAMS & PIN ASSIGNMENTS



Y = Year WW = Work Week 78N03 = Device Code G = Pb-Free Package

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Con	dition	Min	Тур	Max	Unit
OFF CHARACTERISTICS	•	•			•		•
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$		25			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				24		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C			1.5	μΑ
		V <sub>DS</sub> = 20 V	T <sub>J</sub> = 125°C			10	1
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{G}$	iS = ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_{E}$	<sub>O</sub> = 250 μA	1.0	1.6	3.0	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-5.0		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V,	I <sub>D</sub> = 78 A		4.6	6.0	mΩ
		V <sub>GS</sub> = 4.5 V,	I <sub>D</sub> = 36 A		6.5	7.8	-
Forward Transconductance	gFS	V <sub>DS</sub> = 10 V,	I <sub>D</sub> = 15 A		22		S
CHARGES, CAPACITANCES AND GATE RE	SISTANCE						
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 12 V			1920	2250	pF
Output Capacitance	C <sub>oss</sub>				960		
Reverse Transfer Capacitance	C <sub>rss</sub>				420		
Total Gate Charge	Q <sub>G(TOT)</sub>				25.5	35	
Threshold Gate Charge	Q <sub>G(TH)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 20 \text{ V},$ $I_D = 20 \text{ A}$			2.4		nC
Gate-to-Source Charge	$Q_{GS}$				5.3		
Gate-to-Drain Charge	$Q_{GD}$				18.2		]
SWITCHING CHARACTERISTICS (Note 4)							
Turn-On Delay Time	t <sub>d(on)</sub>				11		
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, \	/ns = 20 V.		68		ns
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = 20 \text{ A, R}$	$_{\rm G}$ = 3.0 $\Omega$		23		
Fall Time	t <sub>f</sub>				42		
DRAIN-SOURCE DIODE CHARACTERISTIC	s	-					•
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.83	1.0	V
		I <sub>S</sub> = 20 A	T <sub>J</sub> = 125°C		0.7		1
Reverse Recovery Time	t <sub>RR</sub>		•		39		
Charge Time	ta	$V_{GS} = 0 \text{ V. dls/c}$	l <sub>t</sub> = 100 A/us.		17.8		ns
Discharge Time	tb	$V_{GS} = 0 \text{ V, } dIs/d_t = 100 \text{ A/}\mu\text{s,}$ $I_S = 20 \text{ A}$			21		
Reverse Recovery Time	$Q_{RR}$				33		nC
PACKAGE PARASITIC VALUES	•	•					•
Source Inductance	L <sub>S</sub>				2.49		
Drain Inductance	L <sub>D</sub>	Ta = 25C			0.02		nH
Gate Inductance	L <sub>G</sub>				3.46		1
Gate Resistance	$R_{G}$				1.0		Ω

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On–Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-To-Source Leakage Current versus Voltage



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (V)
Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Diode Reverse Recovery Waveform




Figure 14. Thermal Response - Various Duty Cycles

#### **ORDERING INFORMATION**

Order Number	Package	Shipping <sup>†</sup>	
NTD78N03	NTD78N03 DPAK		
NTD78N03G	DPAK (Pb-Free)	75 Units/Rail	
NTD78N03T4	DPAK		
NTD78N03T4G	DPAK (Pb-Free)	2500 Tape & Reel	
NTD78N03-1	DPAK Straight Lead		
NTD78N03-1G	DPAK Straight Lead (Pb-Free)	75 Units/Rail	
NTD78N03-35	DPAK-3 Straight Lead (3.5 ± 0.15 mm)		
NTD78N03-35G	DPAK-3 Straight Lead (3.5 $\pm$ 0.15 mm) (Pb-Free)	75 Units/Rail	


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


# **MECHANICAL CASE OUTLINE**





**DATE 15 DEC 2010** 





#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090	BSC	2.29 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
V	0.035	0.050	0.89	1.27
Z	0.155		3.93	

#### **MARKING DIAGRAMS**

STYLE 1:			
BASE			
COLLECTOR			
EMITTER			
COLLECTOR			
	BASE COLLECTOR EMITTER		

STYLE 5: PIN 1. GATE

2. ANODE CATHODE

ANODE

STYLE 2: PIN 1. GATE 2. DRAIN SOURCE 3 DRAIN

STYLE 6: PIN 1. MT1 2. MT2 3. GATE


MT2

STYLE 3: PIN 1. ANODE 2. CATHODE 3 ANODE 4. CATHODE

STYLE 7: PIN 1. GATE 2. COLLECTOR

3. EMITTER COLLECTOR STYLE 4: PIN 1. CATHODE ANODE
 GATE

4. ANODE



WW




xxxxxxxxx = Device Code Α = Assembly Location IL = Wafer Lot Υ = Year

= Work Week

DOCUMENT NUMBER:	98AON10528D	Electronic versions are uncontrolled except when accessed directly from the Document Re Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	IPAK (DPAK INSERTION M	IOUNT)	PAGE 1 OF 1

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





**DETAIL A** ROTATED 90° CW **DATE 03 JUN 2010** 


#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: INCHES.
  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108 REF		2.74	REF
L2	0.020 BSC		0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	


#### STYLE 4: PIN 1. CATHODE 2. ANODE 3. GATE STYLE 1: PIN 1. BASE STYLE 2: PIN 1. GATE STYLE 3: PIN 1. ANODE 2. COLLECTOR 3. EMITTER 2. CATHODE 3. ANODE 2. DRAIN 3. SOURCE 4. COLLECTOR 4. DRAIN CATHODE STYLE 5: STYLE 6: STYLE 7: PIN 1. GATE 2. ANODE 3. CATHODE PIN 1. GATE 2. COLLECTOR PIN 1. MT1 2. MT2 3. GATE 3. EMITTER 4. ANODE COLLECTOR

## **GENERIC** MARKING DIAGRAM\*



XXXXXX = Device Code Α = Assembly Location L = Wafer Lot ٧ = Year = Work Week WW = Pb-Free Package

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13126D	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others

<sup>\*</sup>This information is generic. Please refer to device data sheet for actual part marking.

# **MECHANICAL CASE OUTLINE**

PACKAGE DIMENSIONS





#### 3.5 MM IPAK, STRAIGHT LEAD


CASE 369AD **ISSUE B** 

**DATE 18 APR 2013** 









- NOTES:
  1.. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2.. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD GATE OR MOLD FLASH.

	MILLIMETERS				
DIM	MIN	MAX			
Α	2.19	2.38			
A1	0.46	0.60			
A2	0.87	1.10			
b	0.69	0.89			
b1	0.77	1.10			
D	5.97	6.22			
D2	4.80				
E	6.35	6.73			
E2	4.57	5.45			
E3	4.45	5.46			
е	2.28 BSC				
L	3.40	3.60			
L1		2.10			
L2	0.89	1.27			

### **GENERIC MARKING DIAGRAMS\***

Integrated

STYLE	1:	
PIN 1		R

4. STYLE 5:

PIN 1. GATE

BASE 2. COLLECTOR 3. **EMITTER** 

ANODE
 CATHODE

ANODE

COLLECTOR

STYLE 2: PIN 1. GATE

STYLE 6:

PIN 1. MT1

MT2
 GATE

MT2

2. DRAIN 3. SOURCE DRAIN

STYLE 3: PIN 1. ANODE 2. CATHODE 3. ANODE


CATHODE


STYLE 7: PIN 1. GATE 2. COLLECTOR 3. EMITTER COLLECTOR

STYLE 4: PIN 1. CATHODE

2. ANODE 3. GATE

ANODE





XXXXXX = Device Code Α = Assembly Location

L = Wafer Lot Υ = Year WW = Work Week G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98AON23319D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION	3.5 MM IPAK STRAIGHT I	FΔD	PAGE 1 OF 1

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales