

MOSFET - Power, N-Channel, SUPERFET® III, Easy-drive

650 V, 70 mΩ, 44 A

NTBL070N65S3

Description

SUPERFET III MOSFET is **onsemi**'s brand-new high voltage super-junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on-resistance and lower gate charge performance. This advanced technology is tailored to minimize conduction loss provide superior switching performance, and withstand extreme dv/dt rate. Consequently, SUPERFET III MOSFET Easy-drive series helps manage EMI issues and allows for easier design implementation.

The TOLL package offers improved thermal performance and excellent switching performance thanks to Kelvin Source configuration and lower parasitic source inductance. TOLL offers Moisture Sensitivity Level 1 (MSL 1).


Features

- 700 V @ $T_I = 150^{\circ}\text{C}$
- Typ. $R_{DS}(on) = 57 \text{ m}\Omega$
- Ultra Low Gate Charge (Typ. Q_G = 82 nC)
- Low Effective Output Capacitance (Typ. Coss(eff.) = 724 pF)
- 100% Avalanche Tested
- Kelvin Source Configuration and Low Parasitic Source Inductance
- MSL1 Qualified
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Telecom / Server Power Supplies
- Industrial Power Supplies
- UPS / Solar

BV _{DSS}	R _{DS(on)} MAX	I _D MAX
650 V	70 m Ω @ 10 V	44 A





H-PSOF8L CASE 100DC

MARKING DIAGRAM



A = Assembly Location
Y = Year
WW = Work Week
ZZ = Assembly Lot Code
NTBL070N65S3 = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

ABSOLUTE MAXIMUM RATINGS (T_C = 25°C, Unless otherwise specified)

Symbol		Value	Unit	
V _{DSS}	Drain to Source Voltage	rain to Source Voltage		V
V _{GSS}	Gate to Source Voltage	DC	±30	V
		AC (f > 1 Hz)	±30	V
I _D	Drain Current	Continuous (T _C = 25°C)	44	Α
		Continuous (T _C = 100°C)	28	Α
I _{DM}	Pulsed Drain Current	Pulsed (Note 1)	110	Α
E _{AS}	Single Pulsed Avalanche Energy	214	mJ	
E _{AR}	Repetitive Avalanche (Note 1)		3.12	mJ
dv/dt	MOSFET dv/dt		100	V/ns
	Peak Diode Recovery dv/dt (Not	Recovery dv/dt (Note 3)		V/ns
P _D	Power Dissipation	(T _C = 25°C)	312	W
		Derate Above 25°C	2.5	W/°C
T_{J} , T_{STG}	Operating and Storage Temperature Range		-55 to +150	°C
TL	Maximum Lead Temperature for Soldering, 1/8" from Case for 5 Seconds		300	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Repetitive rating: pulse-width limited by maximum junction temperature.
- 2. $I_{AS} = 4.8 \text{ A}$, $R_G = 25 \Omega$, starting $T_J = 25^{\circ}\text{C}$. 3. $I_{SD} < 22 \text{ A}$, $di/dt \le 200 \text{ A/µs}$, $VDD \le BVDSS$, starting $T_J = 25^{\circ}\text{C}$.

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{ heta JC}$	Thermal Resistance, Junction-to-Case, Steady State	0.37	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient, Steady State (Note 4)	43	

^{4.} Device on 1 in², 2 oz copper pad on 1.5 x 1.5 in. board of FR-4 material.

PACKAGE MARKING AND ORDERING INFORMATION

	Device	Device Marking	Package	Reel Size	Tape Width	Quantity
Ī	NTBL070N65S3	NTBL070N65S3	H-PSOF8L	13 mm	24 mm	2000 Units

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHARACT	ERISTICS		•			
BV _{DSS}	Drain-to-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 1 mA, T _J = 25°C	650	-	-	V
		V _{GS} = 0 V, I _D = 1 mA, T _J = 150°C	700	-	-	V
ΔBVDSS / ΔTJ	Breakdown Voltage Temperature Coefficient	I _D = 1 mA, Referenced to 25°C	-	0.72	-	V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 650 V, V _{GS} = 0 V	_	-	1	μΑ
		V _{DS} = 520 V, V _{GS} = 0 V, Tc = 125°C	-	3.4	-	
I _{GSS}	Gate to Body Leakage Current	V _{GS} = ±30 V, V _{DS} = 0 V	-	-	±100	nA
N CHARACTE	RISTICS					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 1.0 \text{ mA}$	2.5	-	4.5	V
R _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 22 A, T _J = 25°C	-	57	70	mΩ
9 _{FS}	Forward Transconductance	V _{DS} = 20 V, I _D = 22 A	-	26	-	S
YNAMIC CHAI	RACTERISTICS			-		
C _{iss}	Input Capacitance	V _{DS} = 400 V, V _{GS} = 0 V, f = 1 MHz	-	3300	-	pF
C _{oss}	Output Capacitance		-	72.8	-	pF
C _{rss}	Reverse Transfer Capacitance		_	14.6	_	pF
C _{oss(eff.)}	Effective Output Capacitance	V _{DS} = 0 V to 400 V, V _{GS} = 0 V	-	724	-	pF
C _{oss(er.)}	Energy Related Output Capacitance	V _{DS} = 0 V to 400 V, V _{GS} = 0 V	-	104	-	pF
Q _{g(tot)}	Total Gate Charge	V _{DS} = 400 V, V _{GS} = 10 V, I _D = 22 A	-	82.0	-	nC
Q_{gs}	Gate to Source Gate Charge	(Note 5)	_	21	_	nC
Q_{gd}	Gate to Drain "Miller" Charge		-	34.0	-	nC
R_{G}	Gate Resistance	f = 1 MHz	_	0.685	-	mΩ
WITCHING CH	ARACTERISTICS					
t _{d(on)}	Turn-On Delay Time	V _{DD} = 400 V, I _D = 22 A, V _{GS} = 10 V,	_	27	-	ns
t _r	Turn-On Rise Time	$R_G = 4.7 \Omega$ (Note 5)	_	24	_	ns
t _{d(off)}	Turn-Off Delay Time		_	74	_	ns
t _f	Fall Time		_	13	_	ns
RAIN-SOURC	E DIODE CHARACTERISTICS			-		
I _S	Maximum Continuous Drain to Source Diode Forward Current		_	-	44	Α
I _{SM}	Maximum Plused Drain to Source Diode Forward Current		-	-	110	Α
V_{SD}	Drain to Source Diode Forward Voltage	V _{GS} = 0 V, I _{SD} = 22 A	-	-	1.2	V
t _{rr}	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_{SD} = 22 \text{ A} dI_F/dt = 100 \text{ A/}\mu\text{s}$	-	449	-	nS
Q _{rr}	Reverse Recovery Charge		_	9.5	-	μC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Essentially independent of operating temperature typical characteristics.

TYPICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)



V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V)

Figure 5. Capacitance Characteristics

0.1

Q_g, TOTAL GATE CHARGE (nC)

Figure 6. Gate Charge Characteristics

TYPICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 11. E_{OSS} vs. Drain to Source Voltage

Figure 8. On–Resistance Variation vs. Temperature




Figure 10. Maximum Drain Current vs. Case Temperature

TYPICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)




Figure 12. Transient Thermal Impedance




Figure 13. Gate Charge Test Circuit & Waveform




Figure 14. Resistive Switching Test Circuit & Waveforms




Figure 15. Unclamped Inductive Switching Test Circuit & Waveforms





Figure 16. Peak Diode Recovery dv/dt Test Circuit & Waveforms



CASE 100DC ISSUE D (2x) a ccc В D2 (2x) TERMINAL 1 CORNER INDEX AREA <u></u> E2 (2x) -/7\ SECTION "A-A" SCALE: 2X -(DATUM A) ¬(4X) Ө b (8x) d bbbM C A B D4 (2x) ddd(M) C L2 (8x) ·L1 🙆 **DETAIL "B" TOP VIEW** SCALE: 2X DETAIL "B" SIDE VIEW D1 D5 (2x) D6 D3 (2x) (2x) L3

H-PSOF8L 9.90x10.38x2.30, 1.20P

DATE 30 JUL 2024



RECOMMENDATION *FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

- NOTES:

 1. PACKAGE STANDARD REFERENCE: JEDEC MO-299, ISSUE B.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 3. "e" REPRESENTS THE TERMINAL PITCH.
- 4. THIS DIMENSION INCLUDES ENCAPSULATION THICKNESS "A1", AND PACKAGE BODY THICKNESS, BUT DOES NOT INCLUDE ATTACHED FEATURES, e.g., EXTERNAL OR CHIP CAPACITORS. AN INTEGRAL HEATSLUG IS NOT CONSIDERED AS ATTACHED FEATURE. 5. A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE HATCHED AREA.
- 6. DIMENSIONS b1,L1,L2 APPLY TO PLATED TERMINALS.
- 7. THE LOCATION AND SIZE OF EJECTOR MARKS ARE OPTIONAL. 8. THE LOCATION AND NUMBER OF FUSED LEADS ARE OPTIONAL.

DIM	MII	RS	
	MIN.	NOM.	MAX.
Α	2.20	2.30	2.40
A1	1.70	1.80	1.90
b	0.70	0.80	0.90
b1	9.70	9.80	9.90
b2	0.35	0.45	0.55
С	0.40	0.50	0.60
D	10.28	10.38	10.48
D/2	5.09	5.19	5.29
D1	10.98	11.08	11.18
D2	3.20	3.30	3.40
D3	2.60	2.70	2.80
D4	4.45	4.55	4.65
D5	3.20	3.30	3.40
D6	0.55	0.65	0.75
E	9.80	9.90	10.00
E1	7.30	7.40	7.50
E2	0.30	0.40	0.50
E3	7.40	7.50	7.60
E4	8.20	8.30	8.40

DIM	MILLIMETERS			
DIW	MIN.	NOM.	MAX.	
E5	9.36	9.46	9.56	
E6	1.10	1.20	1.30	
E7	0.15	0.18	0.21	
е		1.20 BSC		
e/2		0.60 BSC		
Н	11.58	11.68	11.78	
H/2	5.74	5.84	5.94	
H1	7.15 BSC			
L	1.63	1.73	1.83	
L1	0.60	0.70	0.80	
L2	0.50	0.60	0.70	
L3	0.43	0.53 0.63		
θ		10° REF		
Θ1	10° REF			
aaa	0.20			
bbb	0.25			
CCC	0.20			
ddd	0.20			
eee	0.10			

H/2 (DATUM B)-**GENERIC** H1 MARKING DIAGRAM* **BOTTOM VIEW** AYWWZZ

(3x)

E1 E3 E4 E5

HEAT SLUG TERMINAL

XXXX = Specific Device Code

D/2

Α = Assembly Location

= Year

(DATUM A)

_ b2 (8x)

/8\

L (8x)

WW = Work Week

= Assembly Lot Code

XXXXXXX XXXXXXX

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON80466G	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	H-PSOF8L 9.90x10.38x2.30, 1.20P		PAGE 1 OF 1	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales