**ON Semiconductor** 

Is Now

# Onsemi

To learn more about onsemi<sup>™</sup>, please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari

## Product Preview

## High-Precision Ambient Light Sensor with Three I<sup>2</sup>C Slave Addresses, EEPROM and Dark Current Compensation

#### Description

The NOA1312 high-precision ambient light sensor (ALS) is designed for very high accuracy (better than  $\pm 5\%$  tolerance) handheld applications. The device integrates a 16-bit ADC, a 2-wire l<sup>2</sup>C digital interface with three pin-selectable l<sup>2</sup>C slave addresses, internal clock oscillator, EEPROM and a power down mode. A photopic optical color filter together with built in dynamic dark current compensation and precision calibration capability plus excellent IR and 50/60 Hz flicker rejection enables highly accurate measurements from very low light levels to full sunlight. The device can support simple count equals lux readings in interrupt-driven or polling modes. The NOA1312 employs proprietary CMOS image sensing technology from ON Semiconductor to provide large signal to noise ratio (SNR) and wide dynamic range (DR) over the entire operating temperature range.

#### Features

- Senses Ambient Light and Provides an Output Count Proportional to the Ambient Light Intensity
- Human Eye Spectral Response using Photopic Optical Filter
- Dynamic Dark Current Compensation
- Very High Accuracy (better than  $\pm 5\%$  tolerance)
- Ev Sensitivity of 5.2 Counts/lux
- Three I<sup>2</sup>C Slave Addresses (0x29, 0x39 and 0x49), Pin Selectable
- Less than 240 µA Active Power Consumption in Normal Operation
- Ultra-low Quiescent Power Dissipation, less than 100 nA in Power Down Mode (below 50°C)
- Interrupt Signal Notifies Host of Significant Intensity Changes
- Internal EEPROM Stores Values to Minimize Programming Time
- Register Values Preserved during Power-down Mode
- Wide Operating Voltage Range (2.4 V to 3.6 V)
- Wide Operating Temperature Range (-40°C to 85°C)
- Linear Response over the Full Operating Range
- Senses Intensity of Ambient Light from 0.096 lux to Full Sunlight
- Programmable Integration Times
- No External Components Required
- Built-in 16-bit ADC
- I<sup>2</sup>C Serial Communication Port Supports Standard and Fast Modes
- This Device is Pb–Free, Halogen Free/BFR Free, and RoHS Compliant

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



http://onsemi.com







#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NOA1312CUTAG	CUDFN6 (Pb-Free)	2500 / Tape & Reel

+ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

#### Applications

- Saves Display Power in Applications such as:
  - Tablets, LED Backlit Displays, Smart Phones, Netbooks, PDAs, MP3 Players, GPS
  - Video Recorders



Figure 2. Simplified Block Diagram

#### **Table 1. PIN FUNCTION DESCRIPTION**

Pin	Pin Name	Description
1	VSS	Ground pin.
2	INT	Interrupt request to the host. Active-low, open drain output and requires a 1 k $\Omega$ pull-up resistor.
3	SCL	External I <sup>2</sup> C clock provided by the I <sup>2</sup> C master. Requires a 1 k $\Omega$ pull-up resistor.
4	SDA	Bi-directional data signal for communication between this device and the I^2C master. Requires a 1 $k\Omega$ pull-up resistor.
5	AD	I <sup>2</sup> C slave addresses select pin. Selects one of three I <sup>2</sup> C slave addresses (0x29, 0x39 or 0x49) depend- ing on if this pin is connected to VDD, NC (open) or VSS at power up. This is not a programmable input, the connection should not be changed after power up.
6	VDD	Power pin.

#### Table 2. ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input power supply	VDD	4.0	V
Input voltage range	V <sub>in</sub>	-0.2 to VDD + 0.2	V
Output voltage range	V <sub>out</sub>	-0.2 to VDD + 0.2	V
Digital output current	Ι <sub>ο</sub>	-10 to 10	mA
Operating Free-Air Temperature Range	T <sub>A</sub>	-40 to 85	°C
Storage Temperature	T <sub>STG</sub>	-45 to 85	°C
ESD Capability, Human Body Model (Note 1)	ESD <sub>HBM</sub>	2,000	V
ESD Capability, Charged Device Model (Note 1)	ESD <sub>CDM</sub>	750 (corner pins), 500 (center pins)	V
ESD Capability, Machine Model (Note 1)	ESD <sub>MM</sub>	200	V
Moisture Sensitivity Level	MSL	5	-
Lead Temperature Soldering (Note 2)	T <sub>SLD</sub>	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. This device incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per EIA/JESD22-A114

ESD Charged Device Model tested per ESD-STM5.3.1-1999

ESD Machine Model tested per EIA/JESD22-A115

Latchup Current Maximum Rating: ≤ 100 mA per JEDEC standard: JESD78

2. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D

#### **Table 3. OPERATING RANGES**

Rating	Symbol	Min	Тур	Max	Unit
Power supply voltage	VDD	2.4	3.0	3.6	V
Power supply current	IDD		140	240	μA
Quiescent supply current (Note 3)	IDD <sub>qs</sub>		12	800	nA
Low level input voltage	V <sub>IL</sub>	-0.2		0.3 VDD	V
High level input voltage (Note 4)	VIH	0.7 VDD		VDD + 0.2	V
Hysteresis of SCL & SDA Schmitt trigger inputs (VDD > 2 V)	V <sub>hys</sub>	0.05 VDD			V
Low level output voltage (open drain) at 3 mA sink current (SDA, INT)	V <sub>OL</sub>	0		0.4	V
Output low current (SDA, INT)	I <sub>OL</sub>	3		-	mA
Output fall time from $V_{IHmin}$ to $V_{ILmax}$ with a bus capacitance, $C_b$ from 10 pF to 250 pF (Note 4)	t <sub>of</sub>	-	-	250	ns
Input current of IO pin with an input voltage between 0.1 VDD and 0.9 VDD	I <sub>I</sub>	-10		10	μA
Capacitance for IO pin (Note 4)	Cb			10	pF
Operating free-air temperature range	T <sub>A</sub>	-40		85	°C

3. Current dissipation when in Power Down mode. 800 nA power down current at 85°C (see Figure 14).

4. Cb = capacitance of one bus line, maximum value including all parasitic capacitances should be less than 250 pF.

Table 4. ELECTRICAL CHARACTERISTICS(Unless otherwise specified, these specifications apply over 2.4 V < VDD < 3.6 V,  $-40^{\circ}C < T_A < 85^{\circ}C$ , 10 pF < Cb < 100 pF) (Note 5)</td>

		Standar	rd Mode	Fast	Mode	
Parameter	Symbol	Min	Max	Min	Max	Unit
SCL clock frequency	f <sub>SCL</sub>	10	100	100	400	kHz
Hold time after repeated start condition. After this period, the first clock pulse is generated.	<sup>t</sup> HD;STA	4.0	-	0.6	-	μS
Low period of SCL clock	t <sub>LOW</sub>	4.7		1.3		μS
High period of SCL clock	t <sub>HIGH</sub>	4.0		0.6		μS
Set-up time for repeated START condition	t <sub>SUSTA</sub>	4.7	-	0.6	-	μS
SDA Data hold time	t <sub>HDDAT</sub>	0	3.45	0	0.9	μS
SDA Data set-up time	t <sub>SUDAT</sub>	250	-	100	-	nS
Rise time of both SDA and SCL (input signals) (Note 6)	t <sub>r</sub>	5	1000	20 + 0.1C <sub>b</sub>	300	nS
Fall time of both SDA and SCL (input signals) (Note 6)	t <sub>f</sub>	5	300	20 + 0.1C <sub>b</sub>	300	nS
Set-up time for STOP condition	t <sub>SUSTO</sub>	4.0	-	0.6	-	μS
Bus free time between STOP and START condition	t <sub>BUF</sub>	4.7	-	1.3	-	μS
Capacitive load for each bus line	Cb	-	250	-	250	pF
Noise margin at the low level for each connected device (including hysteresis)	V <sub>nL</sub>	0.1 VDD	-	0.1 VDD	-	V
Noise margin at the high level for each connected device (including hysteresis)	V <sub>nH</sub>	0.2 VDD	-	0.2 VDD	-	V
Parameter	Symbol	Ту	/p	Ту	/p	Unit
Internal Oscillator Frequency	f <sub>osc</sub>	-	1	1		MHz

5. Refer to Figure 3 for more information on AC characteristics 6. The rise time and fall time are measured with a pull–up resistor  $R_p = 1 \text{ k}\Omega$  and  $C_b$  of 250 pF (including all parasitic capacitances). The maximum  $t_f$  for the SDA and SCL bus lines (300 ns) is longer than the specified maximum  $t_{of}$  for the output stages (250 ns). This allows series protection resistors (Rs) to be connected between the SDA/SCL pads and the SDA/SCL bus lines without exceeding the maximum specified  $t_f$ .

Parameter	Test Conditions	Symbol	Min	Typ	Max	, Unit
		Cymbol		176	max	onit
Irradiance responsivity	λp (see Figure 4)	R <sub>e</sub>		550		nm
Trimmed response	White LED light source, Ev = 100 lux, Tint = 200 ms (see Figure 7)	R <sub>v_trim</sub>	494	520	546	Counts
Dark response	Ev = 0 lux, Tint = 400 ms, VDD = 2.4 to 3.6 V,-40°C to 85°C	R <sub>v_dark</sub>		0	1	Counts
Illuminance responsivity	White LED light source, Ev = 12,603 lux, Tint = 200 ms (see Figure 5, Figure 6, Note 7)	R <sub>v_max</sub>			65,535	Counts
Counts vs Vdd	Ev = 100 lux, Tint = 200 ms, VDD = 2.4 to 3.6 V, relative to VDD = 3.0 V	dC/dVDD	-5		5	%
Counts vs Temperature (-40°C to 0°C)	Ev = 100 lux, Tint = 200 ms, VDD = $3.0 \text{ V}$ , -40°C to 0°C, relative to room temperature ( $25^{\circ}$ C)	dC/dT <sub>low</sub>	-20		20	%
Counts vs Temperature (0°C to 85°C)	Ev = 100 lux, Tint = 200 ms, VDD = $3.0 \text{ V}$ , 0°C to $85^{\circ}$ C, relative to room temperature ( $25^{\circ}$ C)	dC/dT <sub>high</sub>	-5		5	%
Linearity (Low Ev)	White LED light source, Ev = 0 – 15 lux, Tint = 200 ms	L <sub>low</sub>	(5.2*Ev)–5		(5.2*Ev)+2	Counts
Linearity (High Ev)	White LED light source, Ev = 15 – 16,250 lux, Tint = 200 ms (Note 8)	L <sub>high</sub>	-5		3.5	%
Count stability	Ev = 100 lux, Tint = 200 ms, VDD = 3.0 V (Note 9)	dC/dt	-1		1	%
Trimming range	Ev = 100 lux, Tint = 200 ms, -37% to +65%, VDD = 2.4 to 3.6 V, -40°C to 85°C (Note 10)	TRIM <sub>range</sub>	315		825	Counts

Table 5. OPTICAL CHARACTERISTIC	(Unless otherwise specified	d, these specifications are for VDD = 3.0 V	, T <sub>Δ</sub> = 25°C)
---------------------------------	-----------------------------	---	--------------------------

7. The maximum count that can be accumulated in a 16-bit register is 65,535.

 Linearity (high Ev) is estimated using the following formula: Linearity (High Ev) = ((Counts(n) – Ideal\_counts(n))/ Ideal\_counts(n)))\* 100 where:

n is an Ev value between 0 lux and 16,250 lux Ideal\_counts (at any Ev): 5.2 counts/lux (Tint = 200 ms)

Linearity values shown above after the final trimming. 9. Count stability is measured over a duration of 5 minutes using a stable white LED at Ev = 100 lux, VDD = 3.0 V, T<sub>A</sub> = 25°C 10. Output counts prior to trimming: low counts = 520/1.65, high counts = 520/0.63.



**Figure 3. AC Characteristics** 



#### **TYPICAL CHARACTERISTICS**

#### **TYPICAL CHARACTERISTICS**







#### **DESCRIPTION OF OPERATION**

#### **Ambient Light Sensor Architecture**

The NOA1312 employs a sensitive photo diode fabricated in ON Semiconductor's standard CMOS process technology. The major components of this sensor are as shown Figure 2. The photons which are to be detected pass through the photopic filter limiting extraneous photons and thus performing as a band pass filter on the incident wave front. The filter only transmits photons in the visible spectrum which are primarily detected by the human eye and exhibits excellent IR rejection. The photo response of this sensor is as shown in Figure 4.

The ambient light signal detected by the photo diode is converted to digital signal using a variable slope integrating ADC with a resolution of 16–bits, unsigned. The ADC value is stored in the ALS\_DATA register where it can be read by the  $I^{2}C$  interface.

#### Sensor Accuracy Trim

Highly accurate ambient light intensity reading can be obtained from the NOA1312 by following a simple trimming procedure which stores the trim value in the EEPROM memory. This not only enables more accurate readings, but also provides a way to match readings between devices. Matching to better than 2% is achievable when devices share a common power supply and thermal environment.

The NOA1312 uses a type of binary weighted trim code approach which allows the output count to be calibrated to a known light intensity. The factory default code stored in the EEPROM is shown in Table 8. Figure 7 shows the trimming of the output counts when Ev = 100 lux. The trimming operation is performed by writing an 8-bit code in the range of 0 to 255 (0x00 to 0xFF) to the EEPROM OUTPUT\_TRIM register 0x16. Changes to the trim register are reflected in real time on the output value of the device.

As indicated in Table 5, the trimming range is from 315 (when trim code is 0xFF) to 825 (when trim code is 0x00). One possible trimming algorithm is to perform a binary search starting with trim code 0x00, refining the search to find a trim code providing 520 counts at Ev=100 lux within the desired accuracy.

#### **Modes of Operation**

The NOA1312 can be placed in any of the following modes of operation by programming registers over the I<sup>2</sup>C bus:

- 1. Interrupt driven mode
- 2. Polling mode
- 3. Power-down mode

In the interrupt driven mode, once the NOA1312 is configured, no I<sup>2</sup>C activity is necessary until the ambient light intensity goes above the value programmed in the interrupt threshold register (see INT\_SELECT register 0x03 for details). When this occurs, the device signals an interrupt on the INT pin. Then it is up to the I<sup>2</sup>C master host to read the ALS DATA count from the device.

In polling mode, interrupts are typically disabled, but the NOA1312 continuously takes measurements and the  $I^2C$  master host reads out the most recent count whenever it desires to do so, typically in a timed repeat loop.

In power-down mode, the NOA1312 stops taking ambient light measurements and powers down most of the internal circuitry and the INT pin is deactivated. Power is maintained to preserve the register values (static memory) and a portion of the I<sup>2</sup>C remains active to monitor for a power-on command to the NOA1312.

#### I<sup>2</sup>C Interface

The NOA1312 acts as an I<sup>2</sup>C slave device and supports single register read and write operations, in addition to block read and block write operations. All data transactions on the bus are 8–bits long. Each data byte transmitted is followed by an acknowledge bit. Data is transmitted with the MSB first.

The I<sup>2</sup>C bus address of this device can be 0x29, 0x39 or 0x49, depending on the state of AD pin. When AD is connected to VDD, the address is 0x29. When AD is not connected (floating), the address is 0x39. When AD is connected to VSS, the address is 0x49. The AD connection must not be changed after power is applied to the device.

Figure 19 shows an  $I^2C$  write operation. Write transactions begin with the master sending an  $I^2C$  start sequence followed by the seven bit slave address (e.g. 0x29) and the write(0) command bit. The NOA1312 will acknowledge this byte transfer with an appropriate ACK. Next the master will send the 8-bit register address to be written to. Again the NOA1312 will acknowledge reception with an ACK. Finally, the master will begin sending 8-bit data segment(s) to be written to the NOA1312 register bank. The NOA1312 will send an ACK after each byte and increment the address pointer by one in preparation for the next transfer. Write transactions are terminated with either an  $I^2C$  STOP or with another  $I^2C$  START (repeated START).



Figure 20 shows the most basic  $I^2C$  read command sequence sent by the master to the slave device. The sequence consists of a complete  $I^2C$  write command which sets the address pointer in preparation for the  $I^2C$  read command since the read command itself does not include a register address. When reading from a read only data register in the NOA1312 it is acceptable to write a 0 to the register in order to update the address pointer, but the 0 does not actually over–write the value in the data register.

Once the I<sup>2</sup>C write command is completed, the master sends an I<sup>2</sup>C start sequence followed by the seven bit slave address (e.g. 0x29) and the read(1) command bit. The NOA1312 will acknowledge this byte transfer with an appropriate ACK. The NOA1312 will then begin shifting out data from the register just addressed. If the master wishes to receive more data (next register address), it will ACK the slave at the end of the 8-bit data transmission, and the slave will respond by sending the next byte, and so on. To signal the end of the read transaction, the master will send a NACK bit at the end of a transmission followed by an I<sup>2</sup>C STOP.

#### Rise and Fall Time of SDA (Output)

Proper operation of the I<sup>2</sup>C bus depends on keeping the bus capacitance low and selecting suitable pull–up resistor values. Figure 18 shows the fall time on SDA in output mode under maximum load conditions. The measurement set–up is shown in Figure 21.



Figure 21. Measurement Set-up

#### NOA1312 I<sup>2</sup>C Slave Address

The NOA1312  $I^2C$  address is selected by connecting the AD pin as shown in Table 6.

#### Table 6. I<sup>2</sup>C SLAVE ADDRESS TABLE

AD Pin	I <sup>2</sup> C Slave Address
VDD	0x29
NC (not connected)	0x39
VSS	0x49

The AD pin is not programmable. The connection to AD should be stable before applying power to the device. The device sets the I<sup>2</sup>C slave address when power is applied. For the case where the AD pin is not connected, adding a small 100 pF decoupling capacitor is recommended to provide a stable state.

#### Table 7. NOA1312 DATA REGISTERS

Should it be necessary, the address can be changed by following this procedure:

- 1. Disconnect power from the device
- 2. Change the AD connection to the desired level as shown in Table 6.
- 3. Reconnect power to the device.

Once power is applied to this device, any change in the connection to the AD pin may cause unpredictable results.

#### NOA1312 Data Registers

NOA1312 operation is observed and controlled by internal data registers read from and written to via the external  $I^2C$  interface. Registers are listed in Table 7. Default values are set on initial power up.

Register Address	Register	Туре	Value (binary)	Description	EEPROM Address	Default (binary)
0x00	POWER_CONTROL	RW	0000 0000	Power Down	0x10	0000 0000
			0001 0000	Power On		
0x01	RESET	RW	0011 0000	Reset ALS data to 0x0000	0x11	0000 0000
0x02	INTEGRATION_TIME	RW	1001 0000	400 ms continuous measurement	0x12	1001 0001
			1001 0001	200 ms continuous measurement		
			1010 0000	100 ms continuous measurement		
			1010 0001	50 ms continuous measurement		
			1011 0000	20 ms continuous measurement		
			1011 0001	2 ms continuous measurement		
0x03	INT_SELECT	RW	0000 0001	$L\toH$	0x13	0000 0011
			0000 0010	$H\toL$		
			0000 0011	Inactive (H Keeper)		
0x04	INT_THRESH_LSB	RW	XXXX XXXX	Interrupt threshold, least significant bits	0x14	0000 0000
0x05	INT_THRESH_MSB	RW	XXXX XXXX	Interrupt threshold, most significant bits	0x15	0000 1000
0x06	ALS_DATA_LSB	R	XXXX XXXX	ALS measurement data, least significant bits	-	0000 0000
0x07	ALS_DATA_MSB	R	XXXX XXXX	ALS measurement data, most significant bits	-	0000 0000
0x08	DEVICE_ID_LSB	R	XXXX XXXX	Device ID value, least significant	0x18	0000 0000
0x09	DEVICE _ID_MSB	R	XXXX XXXX	Device ID value, most significant bits	0x19	0000 0000
0x0A	EEPROM_RDWR_ REG_ADDRESS	RW	XXXX XXXX	Address of EEPROM register to be read or written to (see Table 8)	-	0000 0000
0x0B	EEPROM_CONTROL_ STATUS	RW	XXXX XXXX	EEPROM read/write operation control (see Table 10)	-	0000 0000
0x10 to 0x19	Memory Mapped EEPROM Registers			EEPROM registers (see Table 8)		

#### POWER\_CONTROL Register (0x00)

The POWER\_CONTROL register is used to power the device up and down via software control. By default this device powers up in the power down mode. To reduce power consumption, the NOA1312 can be powered down at any time by writing 0x00 to this register.

To power up the device, use the following write command sequence:

- 1. Issue Start command
- 2. Issue 0x52 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by write-bit 0) the write address could be 0x52 (0x29), 0x72 (0x39) or 0x92 (0x49)
- 3. Issue 0x00 for the POWER\_CONTROL register address
- 4. Issue 0x10 to put the device in the power on state
- 5. Issue Stop command

After applying power to the device or after issuing a power-on command, stable ALS\_DATA and INT signal may not be available for the first three integration times. For example with a default of 200 ms integration time, the I<sup>2</sup>C master should wait at least 600 ms before accessing this device.

To power down the device, use the following write command sequence:

- 1. Issue Start command
- 2. Issue 0x52 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by write–bit 0) the write address could be 0x52 (0x29), 0x72 (0x39) or 0x92 (0x49)
- 3. Issue 0x00 for the POWER\_CONTROL register address
- 4. Issue 0x00 to put the device in the power down state5. Issue Stop command

After issuing a power-down command, the  $I^2C$  master should wait at least 1.5 ms before accessing this device.

The data registers are set to the values stored in the EEPROM when power is first applied to the device. However the power-down and power-on commands do not affect the values of the data registers.

#### **RESET Register (0x01)**

Software reset is controlled by this register. Setting this register followed by an I2C\_STOP sequence will immediately reset the NOA1312 to the startup standby state and clear the ALS\_DATA register. However the values of the other data registers are not affected.

To reset the device, use the following write command sequence:

- 1. Issue Start command
- 2. Issue 0x52 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by write-bit 0) the write address could be 0x52 (0x29), 0x72 (0x39) or 0x92 (0x49)
- 3. Issue 0x01 for the RESET register address
- 4. Issue 0x30 to reset the device
- 5. Issue Stop command

After issuing a reset command, the device will reset the RESET register to 0x00.

#### INTEGRATION\_TIME Register (0x02)

The INTEGRATION\_TIME register controls the integration time of the ambient light sensor which directly affects the sensitivity.

To set the integration time, use the following write command sequence:

- 1. Issue Start command
- 2. Issue 0x52 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by write–bit 0) the write address could be 0x52 (0x29), 0x72 (0x39) or 0x92 (0x49)
- 3. Issue 0x02 for the INTEGRATION\_TIME register address
- 4. Issue 0x91 to set the integration time to 200 ms (for example)
- 5. Issue Stop command

#### INT\_SELECT Register (0x03)

The INT\_SELECT register controls the polarity of the interrupt pin INT and enables or disables interrupts on that pin.

To specify low to high transitions on INT to signal an interrupt, use the following write command sequence:

- 1. Issue Start command
- 2. Issue 0x52 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by write-bit 0) the write address could be 0x52 (0x29), 0x72 (0x39) or 0x92 (0x49)
- 3. Issue 0x03 for the INT\_SELECT register address
- 4. Issue 0x01 to specify low to high signaling on INT
- 5. Issue Stop command

To specify high to low transitions on INT to signal an interrupt, use the following write command sequence:

- 1. Issue Start command
- 2. Issue 0x52 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by write-bit 0) the write address could be 0x52 (0x29), 0x72 (0x39) or 0x92 (0x49)
- 3. Issue 0x03 for the INT\_SELECT register address
- 4. Issue 0x02 to specify high to low signaling on INT
- 5. Issue Stop command

Disabling interrupts causes the INT pin to be held in the open-drain or high state. To disable interrupts on the INT pin, use the following write command sequence:

- 1. Issue Start command
- 2. Issue 0x52 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by write–bit 0) the write address could be 0x52 (0x29), 0x72 (0x39) or 0x92 (0x49)
- 3. Issue 0x03 for the INT SELECT register address
- 4. Issue 0x03 to disable interrupts on INT
- 5. Issue Stop command

# INT\_THRESH\_LSB and INT\_THRES\_MSB Registers (0x04, 0x05)

The INT\_THRESH register specifies an ambient light threshold value for signaling interrupts on the INT pin. The INT\_THRESH register is 16-bits wide to match the 16-bit ALS\_DATA register and is accessed over the I<sup>2</sup>C bus as two 8-bit registers for the least and most significant bits (LSB and MSB). On any measurement cycle where the ALS\_DATA intensity count exceeds the INT\_THRESH value, the INT pin will become active and will remain active until a measurement cycle where the count is less than or equal to the threshold (and provided the INT pin is enabled, see INT SELECT register).

Changing the INT\_THRESH register value can cause the INT pin to change immediately if the ALS\_DATA to INT\_THRESH comparison changes.

Powering down the device will cause the INT pin to become inactive.

To program a value into the INT\_THRESH register, use the following write command sequence:

- 1. Issue Start command
- 2. Issue 0x52 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by write-bit 0) the write address could be 0x52 (0x29), 0x72 (0x39) or 0x92 (0x49)
- 3. Issue 0x04 for the INT\_THRES\_LSB register address
- 4. Issue the 8–bit LSB value
- 5. Issue Stop command
- 6. Issue Start command
- 7. Issue 0x52 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by write-bit 0) the write address could be 0x52 (0x29), 0x72 (0x39) or 0x92 (0x49)
- 8. Issue 0x05 for the INT\_THRES\_MSB register address
- 9. Issue the 8-bit MSB value
- 10. Issue Stop command

# ALS\_DATA\_LSB and ALS\_DATA\_MSB Registers (0x06, 0x07)

The ALS\_DATA register holds the ambient light intensity count from the most recent measurement. The ALS\_DATA register is 16-bits wide and is accessed from the l<sup>2</sup>C bus as two 8-bit registers for the least and most significant bits (LSB and MSB).

To read the ALS\_DATA register, use the following read command sequence:

- 1. Issue Start command
- 2. Issue 0x52 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by write–bit 0) the write address could be 0x52 (0x29), 0x72 (0x39) or 0x92 (0x49)
- 3. Issue 0x06 for the INT\_DATA\_LSB register address
- 4. Issue Start command
- 5. Issue 0x53 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by read-bit 1) the read address could be 0x53 (0x29), 0x73 (0x39) or 0x93 (0x49)
- 6. Read the ALS\_DATA\_LSB byte
- 7. Read the ALS\_DATA\_MSB byte
- 8. Issue Stop command

After a power-down and power-on sequence, wait at least three integration times for the data to stabilize, before accessing any ALS\_DATA values from NOA1312.

# DEVICE\_ID\_LSB and DEVICE\_ID\_MSB Registers (0x08, 0x09)

The DEVICE\_ID registers hold the ID number for this device. This ID number could be changed at any time by writing appropriate ID number to the EEPROM registers 0x18 and 0x19. The DEVICE\_ID register is 16-bits wide and is accessed from the I<sup>2</sup>C bus as two 8-bit registers for the least and most significant bits (LSB and MSB).

To read the DEVICE\_ID register, use the following read command sequence:

- 1. Issue Start command
- 2. Issue 0x52 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by write–bit 0) the write address could be 0x52 (0x29), 0x72 (0x39) or 0x92 (0x49)
- 3. Issue 0x08 for the DEVICE\_ID\_LSB register address
- 4. Issue Start command
- 5. Issue 0x53 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by read-bit 1) the read address could be 0x53 (0x29), 0x73 (0x39) or 0x93 (0x49)
- 6. Read the DEVICE\_ID\_LSB byte
- 7. Read the DEVICE\_ID\_MSB byte
- 8. Issue Stop command

#### NOA1312 EEPROM Registers

The EEPROM registers are listed in Table 8. The defaults values are set at the factory and will retain their values until modified by the user. They retain their values even when the device is not powered.

#### Factory EEPROM **Default Value** Address Register Type (binary) POWER CONTROL RW 0000 0000 0x10 0x11 RESET\_ALS\_DATA RW 0000 0000 INTEGRATION TIME 0x12 RW 1001 0001 RW 0x13 INT SELECT 0000 0011 INT THRESH LSB RW 0x14 0000 0000 INT THRESH MSB RW 0x15 0000 1000 OUTPUT TRIM RW 0101 1101 0x16 0x17 For future use RW XXXX XXXX 0x18 DEVICE ID LSB RW 0000 0000 DEVICE ID MSB RW 0x19 0000 0000

#### Table 8. EEPROM REGISTERS

#### EEPROM\_RDWR\_REG\_ADDRESS Register (0x0A)

The EEPROM\_RDWR\_REG\_ADDRESS register specifies the address of an EEPROM register to be read or written to and is used in conjunction with the EEPROM\_CONTROL\_STATAUS register (0x0B) to effect read and write operations with the EEPROM. The EEPROM enables the NOA1312 to retain register values even when fully powered down, facilitating a quick and simple power on sequence. Table 8 shows the EEPROM registers and their values as shipped from the factory. During power up, the values in the EEPROM registers are automatically transferred to the I<sup>2</sup>C registers as specified in Table 9. EEPROM register values are not automatically updated during power down and must be explicitly updated with a write operation as described below.

EEPROM register address 0x16 contains an 8-bit OUTPUT\_TRIM value. Writing to the OUTPUT\_TRIM register will change the output count value in real time.

EEPROM register address 0x17 is reserved for future use.

#### Table 9. NOA1312 Data Registers Stored in EEPROM

I <sup>2</sup> C Register Address	EEPROM Register Address	Register Name
0x00	0x10	POWER_CONTROL
0x01	0x11	RESET_ALS_DATA
0x02	0x12	INTEGRATION_TIME
0x03	0x13	INT_SELECT
0x04	0x14	INT_THRESH_LSB
0x05	0x15	INT_THRESH_MSB
none	0x16	OUTPUT_TRIM
none	0x17	For future use
0x08	0x18	DEVICE_ID_LSB
0x09	0x19	DEVICE_ID_MSB

Table 10. EEPROM\_CONTROL\_STATUS REGISTER BITS

Bit	Description
0	Write to EEPROM – when this bit is set to '1', the register whose address is written in the EEPROM_RDWR_REG_ADDRESS register (located at address 0x0A) is written to the EEPROM. The data to be written to EEPROM should be written to registers 0x10 – 0x19 before writing a '1' to this bit.
1	EEPROM write complete flag – after bit[0] of this register is written with a value of '1', the EEPROM write operation is started. After the EEPROM write operation is complete, bit[1] is set to '1' and bit[0] is cleared to '0'.
2	Read from EEPROM – when this bit is set to '1', the register whose address is written in the EEPROM_RDWR_REG_AD- DRESS register (located at address 0x0A) is read from EEPROM. The data read from EEPROM is placed in the appropriate register 0x10 – 0x19.
3	EEPROM read complete flag – after bit[2] of this register is written with a value of '1', the EEPROM read operation is started. After the EEPROM read operation is complete, bit[3] is set to '1' and bit[2] is cleared to '0'.
4–7	Reserved

#### EEPROM\_CONTROL\_STATUS Register (0x0B)

The EEPROM\_CONTROL\_STATUS register is used to effect reads and writes to the EEPROM register specified in EEPROM\_RDWR\_REG\_ADDRESS. Individual control and status register bits are used to initiate reads and writes and to indicate when the operation is complete. Table 10 shows the register bits and their values.

For example, to write the DEVICE\_ID\_LSB value to the EEPROM, write the DEVICE\_ID\_LSB to register 0x18. Read back register 0x18 to verify the write and then transfer the data to the EEPROM with the following write command sequence:

- 1. Issue Start command
- 2. Issue 0x52 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by write-bit 0) the write address could be 0x52 (0x29), 0x72 (0x39) or 0x92 (0x49)
  3. Issue 0x0A for the

EEPROM\_RDWR\_REG\_ADDRESS register address

- 4. Issue 0x18 for the EEPROM DEVICE\_ID\_LSB register address to be read
- 5. Issue Stop command
- 6. Issue Start command

- 7. Issue 0x52 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by write-bit 0) the write address could be 0x52 (0x29), 0x72 (0x39) or 0x92 (0x49)
- 8. Issue 0x0B for the EEPROM\_CONTROL\_STATUS register address
- 9. Issue 0x01 value to initiate an EEPROM write operation
- 10. Issue Stop command.
- 11. Wait 15 ms for the EEPROM write operation to complete
- 12. Issue Start command
- Issue 0x52 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by write-bit 0) – the write address could be 0x52 (0x29), 0x72 (0x39) or 0x92 (0x49)
- 14. Issue 0x0B for the EEPROM\_CONTROL\_STATUS register address
- 15. Issue Start command
- 16. Issue 0x53 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by read-bit 1) – the read address could be 0x53 (0x29), 0x73 (0x39) or 0x93 (0x49)
- 17. Read the EEPROM\_CONTROL\_STATUS byte
- 18. Issue Stop command
- 19. If the EEPROM\_CONTROL\_STATUS byte equals 0x02 the write is complete, otherwise go to step 12.

To write the DEVICE\_ID\_MSB value to the EEPROM, the above sequence must be repeated substituting the MSB register address values.

To read the DEVICE\_ID\_LSB value from the EEPROM, use the following read command sequence:

- 1. Issue Start command
- 2. Issue 0x52 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by write-bit 0) the write address could be 0x52 (0x29), 0x72 (0x39) or 0x92 (0x49)
- 3. Issue 0x0A for the EEPROM\_RDWR\_REG\_ADDRESS register address
- 4. Issue 0x18 for the EEPROM DEVICE\_ID\_LSB register address to be read
- 5. Issue Stop command
- 6. Issue Start command
- 7. Issue 0x52 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by write-bit 0) the write address could be 0x52 (0x29), 0x72 (0x39) or 0x92 (0x49)
- 8. Issue 0x0B for the EEPROM\_CONTROL\_STATUS register address
- 9. Issue 0x04 value to initiate an EEPROM read operation
- 10. Issue Stop command.
- 11. Wait 3 ms for the EEPROM read operation to complete
- 12. Issue Start command
- Issue 0x52 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by write-bit 0) – the write address could be 0x52 (0x29), 0x72 (0x39) or 0x92 (0x49)
- 14. Issue 0x0B for the EEPROM\_CONTROL\_STATUS register address
- 15. Issue Start command
- 16. Issue 0x53 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by read-bit 1) – the read address could be 0x53 (0x29), 0x73 (0x39) or 0x93 (0x49)

- 17. Read the EEPROM\_CONTROL\_STATUS byte
- 18. Issue Stop command
- 19. If the EEPROM\_CONTROL\_STATUS byte equals 0x08 proceed to the next step, otherwise go to step 12.
- 20. Issue Start command
- 21. Issue 0x52 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by write-bit 0) the write address could be 0x52 (0x29), 0x72 (0x39) or 0x92 (0x49)
- 22. Issue 0x18 for the EEPROM DEVICE\_ID\_LSB register address
- 23. Issue Start command
- 24. Issue 0x53 (lower seven bits of I<sup>2</sup>C slave address 0x29 followed by read-bit 1) the read address could be 0x53 (0x29), 0x73 (0x39) or 0x93 (0x49)
- 25. Read the DEVICE\_ID\_LSB byte
- 26. Issue Stop command

To read the DEVICE\_ID\_MSB value from the EEPROM, the above sequence must be repeated substituting the MSB register address values.

#### OUTPUT\_TRIM Register (0x16)

EEPROM Register Address 0x16 contains 8-bits of output trim covering the range of 0x00 to 0xFF (0 to 255). Table 11 shows the minimum, default and maximum trim available.

#### Table 11. OUTPUT\_TRIM REGISTER VALUES

Input Code	Trim Gain
0000 0000	165%
0101 1101	100%
1111 1111	63%

Changes to the trim register are reflected in real time on the output value of the device.

#### **Example Programming Sequence**

The following pseudo code configures the NOA1312 ambient light sensor and then runs it in an interrupt driven mode. When the controller receives an interrupt, it reads the ALS\_Data from the device, sets a flag and then waits for the main polling loop to respond to the ambient light change.

```
external subroutine I2C_Read_Byte (I2C_Address, Data_Address);
external subroutine I2C Read Block (I2C Address, Data Start Address, Count, Memory Map);
external subroutine I2C Write Byte (I2C Address, Data Address, Data);
external subroutine I2C Write Block (I2C Address, Data Start Address, Count, Memory Map);
subroutine Initialize_ALS () {
MemBuf[0x00] = 0x10; // POWER_CONTROL assert Power On
MemBuf[0x01] = 0x30; // RESET assert reset
MemBuf[0x02] = 0x91; // INTEGRATION_TIME select 200ms
MemBuf[0x03] = 0x01; // INT_SELECT select Low to High
                        // INT_THRESH LSB
MemBuf[0x04] = 0xFF;
MemBuf[0x05] = 0x8F;
                         // INT THRESH MSB
I2C Write Block (I2CAddr, 0x00, 6, MemBuf);
}
subroutine I2C_Interupt_Handler () {
 // Retrieve and store the ALS data
ALS_Data_LSB = I2C_Read_Byte (I2CAddr, 0x06);
ALS Data MSB = I2C Read Byte (I2CAddr, 0x07);
 NewALS = 0 \times 01;
 }
subroutine main_loop () {
 I2CAddr = 0x29;
 NewALS = 0 \times 00;
 Initialize_ALS ();
 loop {
 // Do some other polling operations
  if (NewALS == 0x01) {
   NewALS = 0 \times 00;
   // Do some operations with ALS Data
   }
 }
 }
```

#### PACKAGE DIMENSIONS

















NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME

- Y14.5M, 1994.
   CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM
- THE TERMINAL TIP. 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS	
DIM	MIN	MAX
Α	0.55	0.65
A1	0.00	0.05
A3	0.20 REF	
b	0.18	0.28
D	2.00 BSC	
D2	1.50	1.70
d		0.10
E	2.00 BSC	
E2	0.80	1.00
e	0.65 BSC	
K	0.20	
L	0.25	0.35
θ	4°	10°

**MOUNTING FOOTPRINT** 



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use personal and sole soleging or manufacture of the part. SCILLC is an Equal Opportunit/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative