NLSF302

Quad 2-Input NOR Gate

The NLSF302 is an advanced high speed CMOS 2-input NOR gate fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V systems to 3.0 V systems.



- High Speed: $t_{PD} = 3.6 \text{ ns}$ (Typ) at $V_{CC} = 5.0 \text{ V}$
- Low Power Dissipation: $I_{CC} = 2.0 \mu A$ (Max) at $T_A = 25^{\circ}C$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2.0 V to 5.5 V Operating Range

 Designed for 2.0 V to 5.5 V Operating Range 	MARKING
• Low Noise: V _{OLP} = 0.8 V (Max)	all of oil
• Function Compatible with Other Standard Logic Familie	es
• QFN-16 Package	06/10
Latchup Performance Exceeds 300 mA	MIR SHITT
• ESD Performance: Human Body Model; > 2000 V,	WE, Op, Ok,
Machine Model > 200 V	Will Land
 Chip Complexity: 40 FETs or 10 Equivalent Gates 	AL
Pb-Free Package is Available*	TK FO.
NOT CON	WE
FUNCTION TABLE	NLSF302 = Dev
Inputs Output	A = Ass
AB	L = Wat
	Y = Yea
L CV L L P H	W = Wor ■ = Pb-
	(Note: Microdot may
Ä Ä L	




ON Semiconductor®

http://onsemi.com



MN SUFFIX CASE 485G

MARKING DIAGRAM



NLSF302 = Device Code

= Assembly Location

= Wafer Lot = Year = Work Week

= Pb-Free Package (Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NLSF302MNR2	QFN-16	3000/Tape & Reel
NLSF302MNR2G	QFN-16 (Pb-Free)	3000/Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NLSF302




Figure 1. LOGIC DIAGRAM




Figure 2. PIN ASSIGNMENT (QFN-16)

MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
DC Supply Voltage	V _{CC}	- 0.5 to + 7.0	V
DC Input Voltage	V _{in}	- 0.5 to + 7.0	V
DC Output Voltage	V _{out}	$-$ 0.5 to V $_{CC}$ + 0.5	V
Input Diode Current	I _{IK}	- 20	mA
Output Diode Current	I _{OK}	± 20	mA
DC Output Current, per Pin	I _{out}	± 25	mA
DC Supply Current, V _{CC} and GND Pins	I _{CC}	± 50	mA
Power Dissipation in Still Air	P _D	450	mW
Storage Temperature	T _{stg}	- 65 to + 150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Paramete	er	Symbol	Min	Max	Unit
DC Supply Voltage		V _{CC}	2.0	5.5	V
DC Input Voltage		V _{in}	0	5.5	V
DC Output Voltage		V _{out}	0	V _{CC}	V
Operating Temperature		T _A	-40	+85	°C
Input Rise and Fall Time	V_{CC} = 3.3 V ± 0.3 V V_{CC} =5.0 V ± 0.5 V	t _r , t _f	0 0	100 20	ns/V

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS

			v _{cc}	T _A = 25°C		T _A = - 40) to 85°C		
Parameter	Test Conditions	Symbol	v	Min	Тур	Max	Min	Max	Unit
Minimum High-Level Input Voltage		V _{IH}	2.0 3.0 to 5.5	1.50 V _{CC} x 0.7			1.50 V _{CC} x 0.7		V
Maximum Low-Level Input Voltage		V _{IL}	2.0 3.0 to 5.5			0.50 V _{CC} x 0.3		0.50 V _{CC} x 0.3	V
Minimum High-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50 \mu A$	V _{OH}	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		V
	$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$		3.0 4.5	2.58 3.94			2.48 3.80		
Maximum Low-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \mu A$	V _{OL}	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1	V
	V _{in} = V _{IH} or V _{IL} I _{OL} = 4 mA I _{OL} = 8 mA		3.0 4.5			0.36 0.36		0.44 0.44	
Maximum Input Leakage Current	V _{in} = 5.5 V or GND	I _{in}	0 to 5.5			± 0.1		± 1.0	μΑ
Maximum Quiescent Supply Current	V _{in} = V _{CC} or GND	I _{CC}	5.5			2.0		20.0	μΑ

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ns}$)

			T _A = 25°C) to 85°C			
Parameter	Test Conditions	Symbol	Min	Тур	Max	Min	Max	Unit
Maximum Propagation Delay, Input A or B to Output Y	$V_{CC} = 3.3 \pm 0.3 \text{ V C}_{L} = 15 \text{ pF}$ $C_{L} = 50 \text{ pF}$	t _{PLH} , t _{PHL}		5.6 8.1	7.9 11.4	1.0 1.0	9.5 13.0	ns
	$V_{CC} = 5.0 \pm 0.5 \text{ V C}_{L} = 15 \text{ pF}$ $C_{L} = 50 \text{ pF}$			3.6 5.1	5.5 7.5	1.0 1.0	6.5 8.5	
Maximum Input Capacitance		C _{in}		4	10		10	pF
	00, 00		Typical @ 25°C, V _{CC} = 5.0 V					
Power Dissipation Capacitance (Note 1) C _{PD} 15			рF					

^{1.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}/4 (per gate). C_{PD} is used to determine the no–load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.

NOISE CHARACTERISTICS (Input $t_r = t_f = 3.0$ ns, $C_L = 50$ pF, $V_{CC} = 5.0$ V)

US DEF	T _A = 25°C			
Characteristic	Symbol	Тур	Max	Unit
Quiet Output Maximum Dynamic V _{OL}	V _{OLP}	0.3	0.8	٧
Quiet Output Minimum Dynamic V _{OL}	V _{OLV}	- 0.3	- 0.8	٧
Minimum High Level Dynamic Input Voltage	V _{IHD}		3.5	V
Maximum Low Level Dynamic Input Voltage	V _{ILD}		1.5	V





Figure 3. Switching Waveforms



morados am propo ama jig sapasii

Figure 4. Test Circuit




Figure 5. Input Equivalent Circuit





PIN ONE

LOCATION

2X 0.10 C

2X 0.10 C

// 0.05 C

□ 0.05 C

NOTE 4

QFN16 3x3, 0.5P

CASE 485G ISSUE G

DATE 08 OCT 2021

NOTES:

Α

В

SEATING PLANE


C

Ē

- I. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS.
 THE TERMINALS.




DETAIL B
ALTERNATE
CONSTRUCTIONS




DETAIL A
ALTERNATE TERMINAL
CONSTRUCTIONS

	MILLIME				
DIM	MIN.	N□M.	MAX.		
Α	0.80	0.90	1.00		
A1	0.00	0.03	0.05		
A3		0.20 REF			
b	0.18	0.24	0.30		
D	3.00 BSC				
DS	1.65	1.75	1.85		
Е	3.00 BSC				
E2	1.65	1.75	1.85		
e	0.50 BSC				
k	0.18 TYP				
L	0.30	0.40	0.50		
L1	0.00	0.08	0.15		

MOUNTING FOOTPRINT





回

TOP VIEW

┅┅

DETAIL B

LEA

A1

BOTTOM VIEW

e

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code A = Assembly Location

L = Wafer Lot
Y = Year
W = Work Week
Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON04795D	Electronic versions are uncontrolled except when accessed directly from the Document Reportant Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	QFN16 3X3, 0.5P		PAGE 1 OF 1			

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales