# **USB 2.0 + Audio Switch**

The NL3S22S is a double-pole/double-throw (DPDT) analog switch for routing high speed differential data and audio. The high-speed data path is compliant with High Speed USB 2.0, Full Speed USB 1.1, Low Speed USB 1.0 and any generic UART protocol. The multi-purpose audio path is capable of passing signals with negative voltages as low as 2 V below ground and features shunt resistors to reduce Pop and Click noise in the audio system.

#### **Features**

• V<sub>CC</sub> Range: 2.7 V to 5.5 V

• Control Pins Compatible with 1.8 V Interfaces

• I<sub>CC</sub>: 23 μA (Typ)

• ESD Performance: 4 kV HBM

• Available in 1.4 mm x 1.8 mm UQFN10

• These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

### **High Speed Data Path**

• Input Signal Range: 0 V to 3.7 V

R<sub>DS(on)</sub>: 5 Ω (Typ)
 C<sub>ON</sub>: 4.5 pF (Typ)

• Data Rate: USB 2.0-Compliant – up to 480 Mbps

#### **Audio Path**

• Input Signal Range: -2.0 V to 2.0 V

• R<sub>DSON</sub>: 3 Ω (Typ)

•  $R_{ON(FLAT)}$ : 0.002  $\Omega$  (Typ)

• THD: 0.002% (R<sub>L</sub> =  $16 \Omega / V_{IS} = 0.4 V_{RMS}$ )

# **Applications**

Smartphones

• Tablets

• USB 2.0 Hosts/Peripherals

• Audio / High-Speeds Data Switching



## ON Semiconductor®

www.onsemi.com

## MARKING DIAGRAM



UQFN10 CASE 488AT



AW = Device Code
M = Date Code
• Pb-Free Device

(Note: Microdot may be in either location)

# ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NL3S22SMUTAG	UQFN10 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Figure 1. Block Diagram

#### **FUNCTION TABLE**

EN	SEL	Shunt Status D+/D- Function
0	Х	ON No Connect
1	0	OFF AUDP/AUDN
1	1	ON HDP/HDN




Figure 2. UQFN10 – Top Through View

### **PIN DESCRIPTION**

Pin Name	Pin	Description	
V <sub>CC</sub>	1	Power Supply	
HDN	2	High Speed Differential Data (-)	
AUDN	3	Audio Signal (-)	
SEL	4	Function Select	
D-	5	Audio/Data Common I/O (-)	
GND	6	Ground	
D+	7	Audio/Data Common I/O (+)	
EN	8	Chip Enable	
AUDP	9	Audio Signal (+)	
HDP	10	High Speed Differential Data (+)	

#### **MAXIMUM RATINGS**

Rating	Symb	ool	Value	Unit
V <sub>CC</sub>	Positive DC Supply Voltage		-0.3 to +6	V
V <sub>IS</sub>	Analog Input/Output Voltage	HDP, HDN	-0.3 to +5.5	V
		AUDP, AUDN	-2.5 to V <sub>CC</sub> + 0.3	
		D+, D-	-2.5 to +5.5	
V <sub>IN</sub>	Digital Control Pin Voltage on EN, SEL		-0.3 to V <sub>CC</sub> + 0.3	٧
T <sub>s</sub>	Storage Temperature		-55 to +150	°C
$T_L$	Lead Temperature, 1 mm from Case for 10	seconds	260	°C
TJ	Junction Temperature Under Bias		150	°C
MSL	Moisture Sensitivity (Note 1)		Level 1	
I <sub>LU</sub>	Latchup Current (Note 2)		±100	mA
ESD	ESD Protection (Note 3)	Human Body Model	4000	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020A.
- 2. Latch up Current Maximum Rating: ±100 mA per JEDEC standard: JESD78.
- 3. This device series contains ESD protection and passes the following tests: Human Body Model (HBM) ±4.0 kV per JEDEC standard: JESD22-A114 for all pins

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	OFFOR	Min	Max	Unit
V <sub>CCEN</sub>	Positive DC Supply Voltage	IN IR	2.7	5.5	٧
V <sub>IS</sub>	Switch Input / Output Voltage (Note 4)	HDP, HDN	0	3.7	٧
		AUDP, AUDN	-2.0	2.0	
		D+, D-	-2.0	3.7	
V <sub>IN</sub>	Digital Control Input Voltage	MICH	GND	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature Range	1/1/	-40	+85	°C
	o channel is not in use, it is recommended that no	signals are applied on the audio inpu	its AUDN and A	AUDP.	

## **DC ELECTRICAL CHARACTERISTICS** (Typical values are at $V_{CC}$ = +3.6 V and $T_A$ = +25 °C)

				-40 °C to 85 °C			
Symbol	Parameter	Test Conditions	V <sub>CC</sub> (V)	Min	Тур	Max	Unit
POWER SU	PPLY						
I <sub>CC</sub>	Supply Current	I <sub>IS</sub> = 0 mA	4.2	-	23	105	μΑ
Control Log	jic (EN, SEL)						
V <sub>IH</sub>	Input High Voltage		4.2	1.5	_	-	V
			3.6	1.4	_	-	
			2.7	1.3	_	-	
V <sub>IL</sub>	Input Low Voltage		4.2	-	_	0.4	V
			3.6	_	_	0.4	
			2.7	_	_	0.4	
V <sub>IHYS</sub>	Input Hysteresis		2.7 – 5.5		250	- 1/2	mV
I <sub>IN</sub>	Leakage Current		2.7 – 5.5	-	-	±150	nA
AUDIO SWI	TCH (AUDP/AUDN ↔ D+/D-)				OF		
R <sub>ON</sub>	ON-Resistance	$V_{IS} = -2.0 \text{ V to } 2.0 \text{ V, } I_{IS} = 50 \text{ mA}$	3.0		3	5	Ω
$\Delta R_{ON}$	ON-Resistance Matching Between Channels	$V_{ S} = -2.0 \text{ V to } 2.0 \text{ V}, I_{ S} = 50 \text{ mA}$	3.0	ME	0.05	-	Ω
R <sub>FLAT(ON)</sub>	ON Resistance Flatness	$V_{IS} = -2.0 \text{ V to } 2.0 \text{ V, } I_{IS} = 50 \text{ mA}$	3:0	70	0.002	-	Ω
R <sub>SH</sub>	Shunt Resistance		3.6	う <u>し</u> く	125	200	Ω
DATA SWIT	CH (HDP/HDN ↔ D+/D-)		01	UV.			
R <sub>ON</sub>	ON-Resistance	V <sub>IS</sub> = 0 V to 1.7 V, I <sub>IS</sub> = 15 mA	3.0	_	5	7.5	Ω
$\Delta R_{ON}$	ON-Resistance Matching Between Channels	$V_{IS} = 0 \text{ V to } 1.7 \text{ V, } I_{IS} = 15 \text{ mA}$	3.0	-	0.02	-	Ω
R <sub>FLAT(ON)</sub>	ON Resistance Flatness	V <sub>IS</sub> = 0 V to 1.7 V, I <sub>IS</sub> = 15 mA	3.0	_	0.003	-	Ω
I <sub>SW(OFF)</sub>	OFF-State Leakage ON-State Leakage	V <sub>IS</sub> = 0 V to 3.6	3.6	-	_	200	nA
	ON-State Leakage	V <sub>IS</sub> = 0 V to 3.6	3.6	-	-	±200	nA

# AC ELECTRICAL CHARACTERISTICS (Typical values are at $V_{CC}$ = +3.6 V and $T_A$ = +25 °C)

				-40 °C to 85 °C			
Symbol	Parameter	Test Conditions	V <sub>CC</sub> (V)	Min	Тур	Max	Unit
AUDIO SW	TITCH (AUDP/AUDN ↔ D+/D-)						
THD	Audio THD	f = 20 Hz to 20 kHz, $V_{IS}$ = 0.4 $V_{RMS}$ , DC Bias = 0 V, $R_L$ = 16 $\Omega$	2.7 – 5.5	_	0.002	-	%
PSRR	Power Supply Ripple Rejection	From $V_{CC}$ unto AUDP/AUDN, $f$ = 217 Hz, $R_L$ = 16 $\Omega$	2.7 – 5.5	1	118	-	dB
DATA SWIT	TCH (HDP/HDN ↔ D+/D-)						
C <sub>ON</sub>	Equivalent ON-Capacitance	Switch ON, f = 1 MHz	3.6	ı	4.84	-	pF
C <sub>OFF</sub>	Equivalent OFF-Capacitance	Switch OFF, f = 1 MHz	3.6	-	2.06	-	pF
D <sub>IL</sub>	Differential Insertion	f = 10 MHz	2.7 – 5.5	- (	-0.42	-	dB
	Loss	f = 800 MHz	2.7 – 5.5		-1.89	NO.	•
		f = 1.1 GHz	2.7 – 5.5		-3.01	5	
D <sub>ISO</sub>	Differential Off-Isolation	f = 10 MHz	2.7 – 5.5	_	-60	-	dB
		f = 800 MHz	2.7 – 5.5	1	-15	-	
		f = 1.1 GHz	2.7 – 5.5	Br	-15	-	
D <sub>CTK</sub>	Differential Crosstalk	f = 10 MHz	2.7 - 5.5	100	-67	-	dB
		f = 800 MHz	2.7 – 5.5	367 X	-23	-	
		f = 1.1 GHz	2.7 – 5.5	911	-19	-	
PSRR	Power Supply Ripple Rejection	From $V_{CC}$ unto $D+/D-$ , $f=217$ Hz, $R_L=50$ $\Omega$	2.7 – 5.5	2/	108	ı	dB
DYNAMIC :	TIMING	CONCT	14,				
t <sub>PD</sub>	Propagation Delay (Notes 5 and 6)	$V_{NOn}$ or $V_{NCh}$ = 0V, $R_L$ = 50 $\Omega$ ,	2.7 – 5.5	-	0.25	-	ns
t <sub>ON</sub>	Turn-On Time	$V_{IS}$ = 1 V, $R_L$ = 50 $\Omega,$ $C_L$ = 7 pF (fixture only)	2.7 – 5.5				μs
	CE 19	EN or SEL to AUDP/AUDN		-	2.2	-	
	"ICK	EN or SEL to HDP/HDN		-	6.2	-	
t <sub>OFF</sub>	Turn-Off Time	$V_{IS}$ = 1 V, $R_L$ = 50 $\Omega$ , $C_L$ = 7 pF (fixture only)	2.7 – 5.5				ns
4	115 DE	EN or SEL to AUDP/AUDN		-	67	-	
		EN or SEL to HDP/HDN		-	1200	_	
t <sub>sk(b-b)</sub>	Bit to bit skew	Within the same differential channel	2.7 – 5.5	-	5	-	ps
t <sub>sk(ch-ch)</sub>	Channel to channel skew	Maximum skew between all chan- nels	2.7 – 5.5	-	5	-	ps

<sup>5.</sup> Guaranteed by design.
6. No other delays than the RC network formed by the load resistance and the load capacitance of the switch are added on the bus. For a 10 pF load, this delay is 5 ns which is much smaller than rise and fall time of typical driving systems. Propagation delays on the bus are determined by the driving circuit on the driving side and its interactions with the load of the driven side.

#### PARAMETER MEASUREMENT INFORMATION




Figure 3. Differential Insertion Loss (S<sub>DD21</sub>)




Figure 4. Differential Off Isolation (S<sub>DD21</sub>)




Figure 5. Differential Crosstalk (S<sub>DD21</sub>)





Figure 6. Bit-to-Bit and Channel-to-Channel Skew






Figure 7. t<sub>ON</sub> and t<sub>OFF</sub>




Figure 8. Off State Leakage




Figure 9. On State Leakage

## TYPICAL OPERATING CHARACTERISTICS




Figure 10. USB 2.0 High Speed Eye Diagram




Figure 11. USB 1.1 Full Speed Eye Diagram





Figure 12. USB 1.0 Low Speed Eye Diagram



**Figure 13. Product Supply Current** 




Figure 14. Data Path On Resistance




Figure 15. Data Switch Differential Insertion Loss




Figure 16. Data Switch **Differential Off-Isolation** 





Figure 17. Data Switch Differential Crosstalk







Figure 19. Audio THD






# **MOUNTING FOOTPRINT**

**BOTTOM VIEW** 

10 X

 0.05 С

0.10 C A B



# UQFN10 1.4x1.8, 0.4P CASE 488AT

**DATE 01 AUG 2007** 

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
   CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM
- FROM TERMINAL.

  COPLANARITY APPLIES TO THE EXPOSED PAD
  AS WELL AS THE TERMINALS.

	MILLIMETERS				
DIM	MIN	MAX			
Α	0.45	0.60			
A1	0.00	0.05			
A3	0.127	REF			
b	0.15	0.25			
D	1.40	BSC			
E	1.80	BSC			
е	0.40	BSC			
L	0.30	0.50			
L1	0.00	0.15			
L3	0.40	0.60			

#### **GENERIC** MARKING DIAGRAM\*



XX = Specific Device Code

= Date Code Μ = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98AON22493D	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	10 PIN UQFN, 1.4 X 1.8, 0.4P		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales