NIF9N05CL, NIF9N05ACL

Protected Power MOSFET

2.6 A, 52 V, N−Channel, Logic Level, Clamped MOSFET w/ ESD Protection in a SOT−223 Package

ON Semiconductor®

http://onsemi.com

V_{DSS} (Clamped)	$R_{DS(ON)}$ TYP	I_D MAX
52 V	107 mΩ	2.6 A

Benefits

- High Energy Capability for Inductive Loads
- Low Switching Noise Generation

Features

- Diode Clamp Between Gate and Source
- ESD Protection − HBM 5000 V
- Active Over−Voltage Gate to Drain Clamp
- Scalable to Lower or Higher $R_{DS(on)}$
- Internal Series Gate Resistance
- Pb−Free Packages are Available

Applications

- Automotive and Industrial Markets:
  Solenoid Drivers, Lamp Drivers, Small Motor Drivers



MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain−to−Source Voltage Internally Clamped	V_{DSS}	52−59	V
Gate−to−Source Voltage − Continuous	V_{GS}	±15	V
Drain Current − Continuous @ T_A = 25°C − Single Pulse (t_p = 10 μs) (Note 1)	I_D I_{DM}	 2.6 10	A
Total Power Dissipation @ T_A = 25°C (Note 1)	P_D	1.69	W
Operating and Storage Temperature Range	T_J, T_{stg}	−55 to 150	°C
Single Pulse Drain−to−Source Avalanche Energy (V_{DD} = 50 V, $I_{D(pk)}$ = 1.17 A, V_{GS} = 10 V, L = 160 mH, R_G = 25 Ω)	E_{AS}	110	mJ
Thermal Resistance, Junction−to−Ambient (Note 1) Junction−to−Ambient (Note 2)	 $R_{\theta JA}$ $R_{\theta JA}$	 74 169	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8″ from Case for 10 Seconds	T_L	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. When surface mounted to a FR4 board using 1″ pad size, (Cu area 1.127 in^2).
2. When surface mounted to a FR4 board using minimum recommended pad size, (Cu area 0.412 in^2).



SOT−223
CASE 318E
STYLE 3

MARKING DIAGRAM



(Top View)

A = Assembly Location
Y = Year
W = Work Week
xxxxx = F9N05 or 9N05A
▪ = Pb−Free Package
(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

MOSFET ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Drain−to−Source Breakdown Voltage (Note 3) (V_{GS} = 0 V, I_D = 1.0 mA, T_J = 25°C) (V_{GS} = 0 V, I_D = 1.0 mA, T_J = −40°C to 125°C) Temperature Coefficient (Negative)	$V_{(BR)DSS}$	 52 50.8	 55 54 −9.3	 59 59.5	 V V mV/°C
Zero Gate Voltage Drain Current (V_{DS} = 40 V, V_{GS} = 0 V) (V_{DS} = 40 V, V_{GS} = 0 V, T_J = 125°C)	I_{DSS}			 10 25	μA
Gate−Body Leakage Current (V_{GS} = ±8 V, V_{DS} = 0 V) (V_{GS} = ±14 V, V_{DS} = 0 V)	I_{GSS}		 ±22	 ±10	μA
ON CHARACTERISTICS (Note 3)					
Gate Threshold Voltage (Note 3) (V_{DS} = V_{GS}, I_D = 100 μA) Threshold Temperature Coefficient (Negative)	$V_{GS(th)}$	1.3	1.75 −4.1	2.5	V mV/°C
Static Drain−to−Source On−Resistance (Note 3) (V_{GS} = 3.5 V, I_D = 0.6 A) (V_{GS} = 4.0 V, I_D = 1.5 A) (V_{GS} = 10 V, I_D = 2.6 A)	$R_{DS(on)}$		 190 165 107	 380 200 125	mΩ
Forward Transconductance (Note 3) (V_{DS} = 15 V, I_D = 2.6 A)	g_{FS}		3.8		Mhos
DYNAMIC CHARACTERISTICS					
Input Capacitance	C_{iss}		155	250	pF
Output Capacitance	C_{oss}		60	100	
Transfer Capacitance	C_{rss}		25	40	
Input Capacitance	C_{iss}		170		pF
Output Capacitance	C_{oss}		70		
Transfer Capacitance	C_{rss}		30		

V_{DS} = 35 V, V_{GS} = 0 V, f = 10 kHz

V_{DS} = 25 V, V_{GS} = 0 V, f = 10 kHz

3. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
4. Switching characteristics are independent of operating junction temperatures.

MOSFET ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Typ	Max	Unit
SWITCHING CHARACTERISTICS (Note 4)						
Turn−On Delay Time	V_{GS} = 4.5 V, V_{DD} = 40 V, I_D = 2.6 A, R_D = 15.4 Ω	$t_{d(on)}$		275	465	ns
Rise Time		t_r		1418	2400	
Turn−Off Delay Time		$t_{d(off)}$		780	1320	
Fall Time		t_f		1120	1900	
Turn−On Delay Time	V_{GS} = 4.5 V, V_{DD} = 40 V, I_D = 1.0 A, R_D = 40 Ω	$t_{d(on)}$		242		ns
Rise Time		t_r		1165		
Turn−Off Delay Time		$t_{d(off)}$		906		
Fall Time		t_f		1273		
Turn−On Delay Time	V_{GS} = 10 V, V_{DD} = 15 V, I_D = 2.6 A, R_D = 5.8 Ω	$t_{d(on)}$		107		ns
Rise Time		t_r		290		
Turn−Off Delay Time		$t_{d(off)}$		1540		
Fall Time		t_f		1000		
Gate Charge	V_{GS} = 4.5 V, V_{DS} = 40 V, I_D = 2.6 A (Note 3)	Q_T		4.5	7.0	nC
		Q_1		0.9		
		Q_2		2.6		
Gate Charge	V_{GS} = 4.5 V, V_{DS} = 15 V, I_D = 1.5 A (Note 3)	Q_T		3.9		nC
		Q_1		1.0		
		Q_2		1.7		
SOURCE−DRAIN DIODE CHARACTERISTICS						
Forward On−Voltage	I_S = 2.6 A, V_{GS} = 0 V (Note 3) I_S = 2.6 A, V_{GS} = 0 V, T_J = 125°C	V_{SD}		0.81 0.66	1.5	V
Reverse Recovery Time	I_S = 1.5 A, V_{GS} = 0 V, dI_s/dt = 100 A/μs (Note 3)	t_{rr}		730		ns
		t_a		200		
		t_b		530		
Reverse Recovery Stored Charge		Q_{RR}		6.3		μC
ESD CHARACTERISTICS						
Electro−Static Discharge Capability	Human Body Model (HBM)	ESD	5000			V
	Machine Model (MM)		500			

3. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
4. Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES



Figure 1. On−Region Characteristics



Figure 2. Transfer Characteristics



Figure 3. On−Resistance vs. Gate−to−Source Voltage



Figure 4. On−Resistance vs. Drain Current and Gate Voltage



Figure 5. On−Resistance Variation with Temperature



Figure 6. Drain−to−Source Leakage Current vs. Voltage

TYPICAL PERFORMANCE CURVES



Figure 7. Capacitance Variation



Figure 8. Gate−to−Source Voltage vs. Total Gate Charge



Figure 9. Resistance Switching Time Variation vs. Gate Resistance



Figure 10. Diode Forward Voltage vs. Current

ORDERING INFORMATION

Device	Package	Shipping†
NIF9N05CLT1	SOT−223	1000 / Tape & Reel
NIF9N05CLT1G	SOT−223 (Pb−Free)	
NIF9N05ACLT1G		
NIF9N05CLT3	SOT−223	4000 / Tape & Reel
NIF9N05CLT3G	SOT−223 (Pb−Free)	
NIF9N05ACLT3G		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

SOT−223 (TO−261)
CASE 318E−04
ISSUE N



NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCH.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
A	1.50	1.63	1.75	0.060	0.064	0.068
A1	0.02	0.06	0.10	0.001	0.002	0.004
b	0.60	0.75	0.89	0.024	0.030	0.035
b1	2.90	3.06	3.20	0.115	0.121	0.126
c	0.24	0.29	0.35	0.009	0.012	0.014
D	6.30	6.50	6.70	0.249	0.256	0.263
E	3.30	3.50	3.70	0.130	0.138	0.145
e	2.20	2.30	2.40	0.087	0.091	0.094
e1	0.85	0.94	1.05	0.033	0.037	0.041
L	0.20	---	---	0.008	---	---
L1	1.50	1.75	2.00	0.060	0.069	0.078
H_E	6.70	7.00	7.30	0.264	0.276	0.287
θ	0°	–	10°	0°	–	10°

STYLE 3:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

SOLDERING FOOTPRINT



PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

SCALE 1:1

SOT−223 (TO−261)
CASE 318E−04
ISSUE R

DATE 02 OCT 2018









NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
4. DATUMS A AND B ARE DETERMINED AT DATUM H.
5. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
6. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS b AND b1.

	MILLIMETERS		
DIM	MIN.	NOM.	MAX.
A	1.50	1.63	1.75
A1	0.02	0.06	0.10
b	0.60	0.75	0.89
b1	2.90	3.06	3.20
c	0.24	0.29	0.35
D	6.30	6.50	6.70
E	3.30	3.50	3.70
e	2.30 BSC		
L	0.20	---	---
L1	1.50	1.75	2.00
He	6.70	7.00	7.30
θ	0°	---	10°



RECOMMENDED MOUNTING FOOTPRINT

SOT−223 (TO−261)
CASE 318E−04
ISSUE R

DATE 02 OCT 2018

STYLE 1:
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

STYLE 2:
PIN 1. ANODE
2. CATHODE
3. NC
4. CATHODE

STYLE 3:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

STYLE 4:
PIN 1. SOURCE
2. DRAIN
3. GATE
4. DRAIN

STYLE 5:
PIN 1. DRAIN
2. GATE
3. SOURCE
4. GATE

STYLE 6:
PIN 1. RETURN
2. INPUT
3. OUTPUT
4. INPUT

STYLE 7:
PIN 1. ANODE 1
2. CATHODE
3. ANODE 2
4. CATHODE

STYLE 8:
CANCELLED

STYLE 9:
PIN 1. INPUT
2. GROUND
3. LOGIC
4. GROUND

STYLE 10:
PIN 1. CATHODE
2. ANODE
3. GATE
4. ANODE

STYLE 11:
PIN 1. MT 1
2. MT 2
3. GATE
4. MT 2

STYLE 12:
PIN 1. INPUT
2. OUTPUT
3. NC
4. OUTPUT

STYLE 13:
PIN 1. GATE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

GENERIC MARKING DIAGRAM*



A = Assembly Location
Y = Year
W = Work Week
XXXXX = Specific Device Code
▪ = Pb−Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “▪”, may or may not be present. Some products may not follow the Generic Marking.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales