

# Transistor - N-Channel, Logic Level, Enhancement Mode Field Effect NDT3055L

## **General Description**

This Logic Level N-Channel enhancement mode power field effect transistor is produced using **onsemi**'s proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance, and withstand high energy pulse in the avalanche and commutation modes. This device is particularly suited for low voltage applications such as DC motor control and DC/DC conversion where fast switching, low in-line power loss, and resistance to transients are needed.

#### **Features**

- 4 A, 60 V
  - $R_{DS(ON)} = 0.100 \Omega @ V_{GS} = 10 V$
  - $R_{DS(ON)} = 0.120 \Omega @ V_{GS} = 4.5 V$
- Low Drive Requirements Allowing Operation Directly from Logic Drivers. V<sub>GS(TH)</sub> < 2V.</li>
- High Density Cell Design for Extremely Low R<sub>DS(ON)</sub>.
- High Power and Current Handling Capability in a Widely Used Surface Mount Package.
- This is a Pb-Free Device


# ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C, unless otherwise noted)

Symbol	Parameter	Value	Unit
$V_{DSS}$	Drain-Source Voltage	60	V
$V_{GSS}$	Gate-Source Voltage - Continuous	±20	V
I <sub>D</sub>	Maximum Drain Current - Continuous (Note 1a)	4	Α
	- Pulsed	25	
P <sub>D</sub>	Maximum Power Dissipation (Note 1a)	3	W
	(Note 1b)	1.3	
	(Note 1c)	1.1	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range	-65 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## **THERMAL CHARACTERISTICS** (T<sub>A</sub> = 25°C, unless otherwise noted)

Symbol	Parameter	Max	Unit
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	42	°C/W
$R_{ heta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	12	°C/W



SOT-223 CASE 318H-01

## **MARKING DIAGRAM**



A = Assembly Location


Y = Year

W = Work Week

3055L = Specific Device Code

(Note: Microdot may be in either location)

## **PINOUT DIAGRAM**



## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NDT3055L	SOT-223 (Pb-Free)	4000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


#### NDT3055L

# **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
OFF CHARAC	CTERISTICS		•	•		•
$BV_{DSS}$	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	60	-	_	V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	-	55	-	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 60 V, V <sub>GS</sub> = 0 V	_	-	1	μΑ
		V <sub>DS</sub> = 60 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125°C	_	-	50	μΑ
I <sub>GSSF</sub>	Gate – Body Leakage, Forward	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V	_	-	100	nA
I <sub>GSSR</sub>	Gate – Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$	_	-	-100	nA
ON CHARAC	TERISTICS (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1	1.6	2	V
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate Threshold Voltage Temp. Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	_	-4	_	mV/°C
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4.0 A	_	0.07	0.1	Ω
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4.0 A, T <sub>J</sub> = 125°C	_	0.125	0.18	1
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 3.7 A	-	0.103	0.12	1
I <sub>D(ON)</sub>	On-State Drain Current	V <sub>GS</sub> = 5 V, V <sub>DS</sub> = 10 V	10	-	_	Α
9FS	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 4 A	-	7	_	S
DYNAMIC CH	ARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	-	345	_	pF
C <sub>oss</sub>	Output Capacitance		_	110	_	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		_	30	_	pF
SWITCHING (	CHARACTERISTICS (Note 2)					
t <sub>D(on)</sub>	Turn - On Delay Time	$V_{DD} = 25 \text{ V}, I_D = 1 \text{ A}, V_{GS} = 10 \text{ V},$	-	5	20	ns
t <sub>r</sub>	Turn – On Rise Time	$R_{GEN} = 6 \Omega$	-	7.5	20	ns
t <sub>D(off)</sub>	Turn – Off Delay Time		_	20	50	ns
t <sub>f</sub>	Turn – Off Fall Time		-	7	20	ns
Qg	Total Gate Charge	V <sub>DS</sub> = 40 V, I <sub>D</sub> = 4 A, V <sub>GS</sub> = 10 V	-	13	20	nC
$Q_{gs}$	Gate-Source Charge		_	1.7	_	nC
$Q_{gd}$	Gate-Drain Charge		-	3.2	-	nC
DRAIN-SOUF	RCE DIODE CHARACTERISTICS					
I <sub>S</sub>	Maximum Continuous Drain-Source Diode	e Forward Current	-	_	2.5	Α
$V_{SD}$	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2.5 A (Note 2)	-	0.8	1.2	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>1.</sup>  $R_{\theta JA}$  is the sum of the junction–to–case and case–to–ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a. 42°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b. 95°C/W when mounted on a 0.066 in<sup>2</sup> pad of 2 oz copper.



c. 110°C/W when mounted on a 0.00123 in<sup>2</sup> pad of 2 oz copper.

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width  $\leq 300~\mu s,~Duty~Cycle \leq 2.0\%.$ 

# NDT3055L

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 3. On–Resistance Variation with Temperature




Figure 5. Transfer Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 4. On–Resistance Variation with Gate–to–Source Voltage




Figure 6. Body Diode Forward Voltage Variation with Current and Temperature

## NDT3055L

## TYPICAL ELECTRICAL CHARACTERISTICS (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation





Figure 11. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.






**DATE 13 MAY 2020** 

#### NUTES:

- DIMENSIONING AND TOLERANCING PER ASME
- DIMENSIDNING AND TOLERANCING PER ASME Y14.5M, 2009.
  CONTROLLING DIMENSION: MILLIMETERS DIMENSIONS D & E1 ARE DETERMINED AT DATUM H. DIMENSIONS DO NOT INCLUDE MOLD FLASH, PROTRUSIONS DR GATE BURRS. SHALL NOT EXCEED 0.23mm PER SIDE.
  LEAD DIMENSIONS & AND &1 DO NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBBAR PROTRUSION. ALLOWABLE DAMBBAR PROTRUSION IS 0.08mm PER SIDE.
  DATUMS A AND B ARE DETERMINED AT DATUM H. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
  POSITIONAL TOLERANCE APPLIES TO DIMENSIONS & AND &1.


- b AND b1.

	MILLIMETERS			
DIM	MIN.	N□M.	MAX.	
Α			1.80	
A1	0.02	0.06	0.11	
b	0.60	0.74	0.88	
b1	2.90	3.00	3.10	
С	0.24		0.35	
D	6.30	6.50	6.70	
E	6.70	7.00	7.30	
E1	3.30	3.50	3.70	
е	2.30 BSC			
L	0.25			
Ż	0*		10°	



# **GENERIC MARKING DIAGRAM\***

A1



= Assembly Location

Υ = Year

DETAIL A

W = Work Week

XXXXX = Specific Device Code

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

# RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the IIN Semiconductor Soldering and Mounting Techniques Reference Manual, SILDERRM/D.

DOCUMENT NUMBER:	98ASH70634A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-223		PAGE 1 OF 1	

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales