N-Channel Power MOSFET 600 V, 8.0 Ω

Features

- 100% Avalanche Tested
- Extremely High dv/dt Capability
- Gate Charge Minimized
- Zener-protected
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS

ABSOLUTE MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-to-Source Voltage	V_{DSS}	600	V
Gate-to-Source Voltage	V_{GS}	±30	V
Continuous Drain Current $R_{\theta JA}$ Steady State, $T_C = 25^{\circ}C$	Ι _D	0.3	Α
Continuous Drain Current $R_{\theta JA}$ Steady State, $T_C = 100^{\circ}C$	Ι _D	0.21	Α
Power Dissipation – $R_{\theta JA}$ Steady State, $T_C = 25^{\circ}C$	P _D	2.0	W
Pulsed Drain Current	I _{DM}	5	Α
Continuous Source Current (Body Diode)	I _S	2.2	Α
Single Pulse Drain-to-Source Avalanche Energy (I _D = 1.4 A)	EAS	38	mJ
Peak Diode Recovery (Note 1)	dV/dt	4.5	V/ns
Maximum Temperature for Soldering Leads	TL	260	°C
Operating Junction and Storage Temperature	T _J , T _{STG}	–55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. $I_S < 2.2 \text{ A}$, $di/dt \le 200 \text{ A/}\mu\text{s}$, $V_{DD} \le BV_{DSS}$, $T_J = +150^{\circ}\text{C}$

THERMAL RESISTANCE

Parameter	Symbol	Value	Unit
Junction-to-Ambient Steady State NDT02N60Z (Note 2) NDT02N60Z (Note 3)	$R_{\theta JA}$	61 148	°C/W

- 2. Surface mounted on FR4 board using 1" sq. pad size
- (Cu area = 1.127" sq. [2 oz] including traces)

 3. Surface–mounted on FR4 board using minimum recommended pad size (Cu area = 0.026" sq. [2 oz]).




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX
600 V	8.0 Ω @ 10 V


N-Channel



MARKING DIAGRAM



SOT-223 CASE 318E STYLE 3



= Assembly Location

= Year W = Work Week

2N60Z = Specific Device Code = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Characteristic	Symbol	Test Conditions		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V, } I_{D} = 1 \text{ mA}$		600			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	Reference to 25°C, I _D = 1 mA			605		mV/°C
Drain-to-Source Leakage Current	I _{DSS}	V _{DS} = 600 V, V _{GS} = 0 V	$T_J = 25^{\circ}C$			1	μΑ
			T _J = 125°C			50	1
Gate-to-Source Leakage Current	I _{GSS}	V _{GS} = ±20 V	•			±10	μΑ
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}$, $I_D = 50$	Ο μΑ	3.0	3.9	4.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J	Reference to 25°C, I _D	= 50 μΑ		10.2		mV/°C
Static Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = 10 \text{ V}, I_D = 0$.7 A		5.9	8.0	Ω
Forward Transconductance	9FS	$V_{DS} = 15 \text{ V}, I_{D} = 0$.7 A		1.3		S
DYNAMIC CHARACTERISTICS							
Input Capacitance (Note 5)	C _{iss}	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$ $V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ to } 480 \text{ V}$ $I_{D} = \text{constant}, V_{GS} = 0 \text{ V},$ $V_{DS} = 0 \text{ to } 480 \text{ V}$			170		pF
Output Capacitance (Note 5)	C _{oss}				22]
Reverse Transfer Capacitance (Note 5)	C _{rss}				4.8		
Effective output capacitance, energy related (Note 7)	C _{o(er)}				7.8		
Effective output capacitance, time related (Note 8)	C _{o(tr)}				12.4		
Total Gate Charge (Note 5)	Qg	V _{DS} = 300 V, I _D = 1.6 A, V _{GS} = 10 V			7.4		nC
Gate-to-Source Charge (Note 5)	Q _{gs}				1.8		
Gate-to-Drain ("Miller") Charge (Note 5)	Q _{gd}				3.8		
Plateau Voltage	V _{GP}				6.4		V
Gate Resistance	Rg				11.5		Ω
RESISTIVE SWITCHING CHARACTERIS	TICS (Note 6)						
Turn-on Delay Time	t _{d(on)}				10		ns
Rise Time	t _r	Vpp = 300 V lp = 1.6 A			6		
Turn-off Delay Time	t _{d(off)}	$V_{DD} = 300 \text{ V}, I_{D} = 1$ $V_{GS} = 10 \text{ V}, R_{G} = 1$	0Ω΄		14		
Fall Time	t _f	1			8		
SOURCE-DRAIN DIODE CHARACTERIS	STICS		•				
Diode Forward Voltage	V _{SD}	1 404 1/ 01/	T _J = 25°C		0.9	1.2	V
		$I_S = 1.6 \text{ A}, V_{GS} = 0 \text{ V}$ $T_J = 100^{\circ}\text{C}$			0.8		
Reverse Recovery Time	t _{rr}				230		ns
Charge Time	ta	$V_{GS} = 0 \text{ V}, V_{DD} = 30 \text{ V}, I_{S} = 1.6 \text{ A}, \\ d_i/d_t = 100 \text{ A}/\mu\text{s}$			50		1
Discharge Time	t _b				180		
Reverse Recovery Charge	Q _{rr}				495		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 4. Pulse Width ≤ 380 μs, Duty Cycle ≤ 2%.
- 5. Guaranteed by design.
- Switching characteristics are independent of operating junction temperatures.
 C_{o(er)} is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{(BR)DSS}
 C_{o(tr)} is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{(BR)DSS}

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On–Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature

TYPICAL CHARACTERISTICS




Figure 7. Threshold Voltage Variation with Temperature

Figure 8. Drain-to-Source Leakage Current vs. Voltage




Figure 9. Capacitance Variation

Figure 10. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 11. Resistive Switching Time Variation vs. Gate Resistance





Figure 12. Diode Forward Voltage vs. Current

TYPICAL CHARACTERISTICS



V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V)

Figure 13. Maximum Rated Forward Biased Safe Operating Area




Figure 14. Thermal Impedance (Junction-to-Ambient)

ORDERING INFORMATION


Device	Package	Shipping [†]
NDT02N60ZT1G	SOT-223	1000 / Tape & Reel
NDT02N60ZT3G	(Pb-Free, Halogen Free)	4000 / Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





SOT-223 (TO-261) CASE 318E-04 ISSUE R

DATE 02 OCT 2018










NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS, MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
- 4. DATUMS A AND B ARE DETERMINED AT DATUM H.
- 5. ALLIS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- 6. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS 6 AND 61.

	MILLIMETERS			
DIM	MIN.	N□M.	MAX.	
Α	1.50	1.63	1.75	
A1	0.02	0.06	0.10	
b	0.60	0.75	0.89	
b1	2.90	3.06	3.20	
c	0.24	0.29	0.35	
D	6.30	6.50	6.70	
E	3.30	3.50	3.70	
е	2.30 BSC			
L	0.20			
L1	1.50	1.75	2.00	
He	6.70	7.00	7.30	
θ	0°		10°	



RECOMMENDED MOUNTING FOOTPRINT

DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from the Document Repo Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-223 (TO-261)		PAGE 1 OF 2


ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

SOT-223 (TO-261) CASE 318E-04 ISSUE R

DATE 02 OCT 2018

STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2: PIN 1. ANODE 2. CATHODE 3. NC 4. CATHODE	STYLE 3: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN	STYLE 4: PIN 1. SOURCE 2. DRAIN 3. GATE 4. DRAIN	STYLE 5: PIN 1. DRAIN 2. GATE 3. SOURCE 4. GATE
STYLE 6: PIN 1. RETURN 2. INPUT 3. OUTPUT 4. INPUT	STYLE 7: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 4. CATHODE	STYLE 8: CANCELLED	STYLE 9: PIN 1. INPUT 2. GROUND 3. LOGIC 4. GROUND	STYLE 10: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE
STYLE 11: PIN 1. MT 1 2. MT 2 3. GATE 4. MT 2	STYLE 12: PIN 1. INPUT 2. OUTPUT 3. NC 4. OUTPUT	STYLE 13: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR		

GENERIC MARKING DIAGRAM*



A = Assembly Location

Y = Year W = Work Week

 $XXXXX \ = Specific \ Device \ Code$

= Pb-Free Package

(Note: Microdot may be in either location)
*This information is generic. Please refer to
device data sheet for actual part marking.
Pb-Free indicator, "G" or microdot "•", may
or may not be present. Some products may
not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-223 (TO-261)		PAGE 2 OF 2

ON Semiconductor and III are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales