Linear Regulator - Low Dropout, Watchdog, Wake Up, RESET, ENABLE

The NCV8518B device is a precision micropower voltage regulator. It has a fixed output voltage of 5.0 V and regulates within $\pm 2\%$. It is suitable for use in all automotive environments and contains all the required functions to control a microprocessor. This device has low dropout voltage and low quiescent current. It includes a watchdog timer, adjustable reset, wake up and enable function. Also encompassed in this device are safety features such as thermal shutdown and short circuit protection. It is capable of handling up to 45 V transients.

Features

- Output Voltage of 5.0 V
- ±2% Output Voltage Tolerance
- Output Current up to 250 mA
- Micropower Compatible Control Functions:
 - ENABLE
 - Watchdog
 - RESET
 - Wake Up
- equiring Site • NCV Prefix for Automotive and Other Applications Requiring Site and Change Control
- Low Dropout Voltage
- Low Quiescent Current of 100 μA
- Protection Features:
 - Thermal Shutdown
 - Short Circuit
- Low Sleep Mode Current less than 1.0 µA
- AEC Qualified
- PPAP Capable
- These are Pb-Free Devices

Applications

- Tire Pressure Monitor
- Battery Powered Consumer Electronics



ON Semiconductor®

http://onsemi.com

MARKING





= Assembly Location = Wafer Lot = Year = Work Week = Pb-Free Package


ORDERING INFORMATION


Device	Package	Shipping [†]
NCV8518BPDR2G	SOIC-8*	2500 / Tape & Reel
NCV8518BPWR2G	SOIC-16*	1000 / Tape & Reel

- †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
- *These packages are inherently Pb-Free.

1

PIN CONNECTIONS





PIN FUNCTION DESCRIPTION

Р	in		<i>(b)</i>	
SOIC-8 EP	SOIC-16 EP	Symbol	Description	
4	8	V _{OUT}	Regulated output voltage.	
5	9	V _{IN}	Input supply voltage.	
7	13	WDI	CMOS compatible Watchdog input. The watchdog function monitors the falling edge of the incoming signal.	
2	3	GND	Ground connection.	
6	11	ENABLE	ENABLE control for the IC. Positive logic. If ENABLE control will not be used, connect this pin to $V_{\rm IN}$ via a 20k current limiting resistor. Internal ESD protection structures will clamp the maximum ENABLE voltage to approximately 21 V.	
8	15	RESET	CMOS compatible output RESET goes low whenever V _{OUT} drops by more than 7.0% from nominal, or during the absence of a correct watchdog signal.	
3	5	Delay	Buffered reference voltage used to create timing current for $\overline{\text{RESET}}$ and Watchdog threshold frequency from R_{Delay} .	
-	1, 2, 4, 6, 7, 10, 12, 14	NC NO	No Connection:	
1	16	Wake Up	Continuously generated signal that interrupts the microprocessor from sleep mode.	
EPAD	EPAD	EPAD	Connect to Ground potential or leave unconnected.	




Figure 1. Block Diagram

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage	V _{IN}	-0.3 to 45	V
ENABLE Voltage (ENABLE may be connected to V _{IN} through an external 20k resistor without damage)	V _{ENABLE}	-0.3 to 16	V
Output Voltage	V _{OUT}	-0.3 to +7.0	V
RESET Voltage	V _{RESET}	0 V to V _{OUT}	V
RESET Current (RESET may be incidentally shorted either to V _{OUT} or to GND without damage)	I _{RESET}	Internally Limited	mA
ESD Susceptibility (Human Body Model)	-	2.0	kV
Logic Inputs/Outputs (Reset, WDI, Wake Up, Delay)	-	-0.3 to +7.0	V
Operating Junction Temperature	TJ	-40 to150	°C
Storage Temperature Range	Ts	-55 to +150	°C
Moisture Sensitivity Level SOIC-16 EP (Case 751R) SOIC-8 EP (Case 751AC)	MSL	OF1 2	
Lead Temperature Soldering: Reflow Leaded Part 60–150 sec above 183°C, 30 sec max at peak Lead–Free Part 60–150 sec above 217°C, 40 sec max at peak	-	240 peak 265 peak	°C °C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

THERMAL CHARACTERISTICS

Parameter	Board/Mounting Cor	ng Conditions Typical Value				
SO-8 Exposed Pad Package						
	100 sq. mm spreader board (Note 1)	1 sq. inch spreader board (Note 2)				
Junction to case top ($\Psi_{ m JT}$)	0 014	14	°C/W			
Junction to lead1 (Ψ _{JL1})	36	26	°C/W			
Junction to board (Ψ_{JB}) (Note 3)	2 25 115	14	°C/W			
Junction to ambient (θ _{JA})	126	80	°C/W			
SO-16 Exposed Pad Package						
G V	100 sq. mm spreader board (Note 1)	1 sq. inch spreader board (Note 2)				
Junction to case top $(\Psi_{ m JT})$	20	20	°C/W			
Junction to lead1 (Ψ_{JL1})	41	26	°C/W			
Junction to board (Ψ _{JB}) (Note 3)	12	12	°C/W			
Junction to ambient (θ,IA)	113	70	°C/W			

Specific notes on thermal characterization conditions:

All boards are 0.062" thick FR4, 3" square, with varying amounts of copper heat spreader, in still air (free convection) conditions. Numerical values are derived from an axisymmetric finite-element model where active die area, total die area, flag area, pad area, and board area are equated to the actual corresponding areas.

- 1 oz copper, 100 mm² (0.155 in²) spreader area (includes exposed pad).
 1 oz copper, 645 mm² (1 in²) spreader area (includes exposed pad).
- 3. "board" is defined as center of exposed pad soldered to board; this is the recommended number to be used for thermal calculations, as it best represents the primary heat flow path and is least sensitive to board and ambient properties.

 $\textbf{ELECTRICAL CHARACTERISTICS} \ (-40^{\circ}C \leq T_{J} \leq 150^{\circ}C; \ 6.0 \ V \leq V_{IN} \leq 28 \ V, \ 100 \ \mu A \leq I_{OUT} \leq 150 \ mA, \ C_{2} = 1.0 \ \mu F, \ R_{Delay} = 60 \ k;$ unless otherwise specified.)

Characteristic	Symbol	Min	Тур	Max	Unit
Output					
Output Voltage	V _{OUT}	4.9 -2%	5.00	5.10 +2%	V
Dropout Voltage (V _{IN} – V _{OUT} , I _{OUT} = 150 mA) (Note 4)	V_{DO}	-	425	750	mV
Load Regulation $(V_{IN}=13.5~V,~100~\mu\text{A} \leq I_{OUT} \leq 150~\text{mA})$	Reg _{load}	-	5.0	30	mV
Line Regulation (6.0 V \leq V _{IN} \leq 28 V, I _{OUT} = 5.0 mA)	Reg _{line}	-	5.0	20	mV
Current Limit	I _{lim}	255	400	-	mA
Thermal Shutdown (Guaranteed by Design)	T_{Jmax}	150	180	210	°C
Quiescent Current (V _{IN} = 13.5 V, I _{OUT} = 100 μ A, 150 mA, ENABLE = 2.0 V) (ENABLE = 0 V, T _A = +125°C)	IQ		100	G ₁ 50	μΑ
RESET			M		
Threshold Voltage		4.50	4.65	4.75	V
Output Low (R _{LOAD} = 10 k to V _{OUT} , V _{OUT} = 1.0 V)		OF-OF	en 0.2	0.4	٧
Output High (R _{LOAD} = 10 k to GND)	10°	V _{OUT} - 0.4	V _{OUT} - 0.2	-	V
Power On Reset Delay Time (V _{IN} = 13.5 V, R _{Delay} = 60 k, I _{OUT} = 5.0 mA) (V _{IN} = 13.5 V, R _{Delay} = 120 k, I _{OUT} = 5.0 mA) V _{IN} = 13.5 V, R _{Delay} = 500 k, I _{OUT} = 5.0 mA)	MEto O	1/1/5.0 K	3.0 6.0 25	4.0 - -	ms
Reset Reaction Time	(III)	-	20	-	μs
Input and ENABLE Transient Rejection (Note 6)	dV/dt	1.0	-	-	V/μs
Watchdog Input					
Threshold	WDI _{high}	30	50	70	%V _{OUT}
Hysteresis (Guaranteed by design)	WDI _{hys}	25	100	-	mV
Input Current (WDI = 6.0 V)	-	-	0.1	2.0	μΑ
Wake Up Rising Edge to WDI Falling Edge Delay Wake Up WDI	-	5.0	-	-	μs
ENABLE (Note 5)					
Input Threshold Logic Low Logic High	V _{th(EN)}	_ 2.0	- -	0.8 -	V
Input Current (ENABLE = 2.0 V)	-	-	3.0	10	μΑ

- 4. Measured when the output voltage has dropped 2% from the nominal value. 5. If ENABLE is connected to V_{IN} , a 20 k Ω resistor must be placed in series. 6. Slew rates in excess of this limit may cause RESET to change state.

ELECTRICAL CHARACTERISTICS (continued) $(-40^{\circ}C \le T_{J} \le 150^{\circ}C; 6.0 \text{ V} \le V_{IN} \le 28 \text{ V}, 100 \text{ } \mu\text{A} \le I_{OUT} \le 150 \text{ mA}, C_{2} = 1.0 \text{ } \mu\text{F}, R_{Delay} = 60 \text{ k}; unless otherwise specified.)$

Characteristic	Symbol	Min	Тур	Max	Unit
Wake Up Output (V _{IN} = 14 V, I _{OUT} = 5.0 mA)					
Wake Up Period (R _{DELAY} = 60 k) (R _{DELAY} = 120 k) (R _{DELAY} = 500 k)	-	18 - -	25 50 208	32 - -	ms
Wake Up Duty Cycle Nominal	-	45	50	55	%
RESET HIGH to Wake Up Rising Delay Time $(R_{DELAY} = 60 \text{ k}) 50\%$ RESET Rising Edge to 50% Wake Up Edge $(R_{DELAY} = 120 \text{ k})$ $(R_{DELAY} = 500 \text{ k})$	-	9.0 - -	12.5 25 104	16 - -	ms
Wake Up Response to Watchdog Input 50% WDI Falling Edge to 50% Wake Up Falling Edge	-	-	0.1	5.0	μs
Wake Up Response to \overline{RESET} 50% \overline{RESET} Falling Edge to 50% Wake Up Falling Edge $(V_{OUT} = 5.0 V \rightarrow 4.5 V)$	-		0.1 [EN]	5.0	μs
Output Low (R _{LOAD} = 10 k)		- R	0.2	0.4	V
Output High (R _{LOAD} = 10 k)		V _{OUT} - 0.5	V _{OUT} - 0.25	۷ -	V
Delay		D ns	TIO		
Output Voltage (R _{DELAY} = 60 k, 120 k, 500 k)	SW.	R-0	0.48	_	V

DEFINITION OF TERMS

Dropout Voltage: The input-to-output voltage differential at which the circuit ceases to regulate against further reduction in input voltage. Measured when the output voltage has dropped 100 mV from the nominal value obtained at 14 V input, dropout voltage is dependent upon load current and junction temperature.

Input Voltage: The DC voltage applied to the input terminals with respect to ground.

Line Regulation: The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected.

Load Regulation: The change in output voltage for a change in load current at constant chip temperature.

Quiescent Current: The part of the positive input current that does not contribute to the positive load current. The regulator ground lead current with no load.

Current Limit: Peak current that can be delivered to the output.

TIMING DIAGRAMS




Figure 2. Power Up, Sleep Mode and Normal Operation




Figure 3. Error Condition: Watchdog Remains Low and a RESET is Issued




Figure 4. Power Down, Restart Sequence, and Wake Up Response to WDI

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Output Voltage vs. Temperature

Figure 6. Output Voltage vs. Input Voltage




Figure 7. POR Delay vs. Temperature, 60 k Ω Rdelay

Figure 8. POR Delay vs. Temperature, 120 k Ω Rdelay




Figure 9. Stability Region of Capacitive ESR vs.
Output Current





Figure 10. Wakeup Period vs. Temperature


TYPICAL PERFORMANCE CHARACTERISTICS



30 25 20 VE 15 0 0 100 200 300 400 500 RDelay (kΩ)

Figure 11. Wakeup Period vs. RDelay

Figure 12. POR Delay vs. RDelay







Figure 13. Output Voltage vs. Input Voltage, 5 mA Load

Figure 14. Load Transient Response






Figure 15. Dropout Voltage vs. Output Current

Figure 16. Quiescent Current vs. Output Current

OPERATING DESCRIPTION

General

The NCV8518B is a precision micropower voltage regulator featuring low quiescent current (100 μ A typical at 250 mA load) and low dropout voltage (450 mV typical at 150 mA). Integrated microprocessor control functions include Watchdog, Wakeup and RESET. An Enable input is provided for logic level control of the regulator state. The combination of low quiescent current and comprehensive microprocessor interface functions make the NCV8518B ideal for use in both battery operated and automotive applications.

The NCV8518B is internally protected against short circuit and thermal runaway conditions. No external components are required to engage these protective mechanisms. The device continues to operate through 45 volt input transients, an important consideration in automotive environments.

Wakeup and Watchdog

To reduce battery drain, a microprocessor or microcontroller can transition to a low current consumption ("sleep") mode when code execution is suspended or complete. The NCV8518B Wakeup signal is generated and output periodically to interrupt sleep mode. The nominal Wakeup output is a 5 volt square wave (generated from VOUT) with a duty cycle of 50%, at a frequency determined by external timing resistor $R_{\rm DELAY}$. In response to the rising edge of the Wakeup signal, the microprocessor will subsequently output a Watchdog pulse and check its inputs to decide if it should resume normal operation or remain in sleep mode.

The NCV8518B responds to the falling edge of the Watchdog signal, which it expects at least once during each Wakeup period. When the correct Watchdog signal is received, the Wakeup output is forced low. Other Watchdog pulses received within the same cycle are ignored. The Watchdog circuitry continuously monitors the input Watchdog signal (WDI) from the microprocessor. The absence of a falling edge on the Watchdog input during one Wakeup cycle will cause a Reset pulse to be output at the end of the Wakeup cycle (see Figure 4).

RESET

As output voltage falls, the \overline{RESET} output will maintain its current state down to V_{OUT} = 1 V. A Reset signal (active low) is asserted for any of four conditions:

- 1. During power up, RESET is held low until the output voltage is in regulation.
- 2. During operation, if the output voltage falls below the Reset threshold, RESET switches low, and will remain low until both the output voltage has recovered and the Reset delay timer cycle has completed following that recovery.
- 3. RESET will switch low if the regulator does not receive a Watchdog input signal within a Wakeup period.
- 4. Regardless of output voltage, RESET will switch low if the regulator input voltage V_{IN}, falls below a level required to sustain the internal control circuits. The specific voltage is temperature dependent, and is approximately 4.75 V at 20°C.

The Wakeup output is pulled low during a \overline{RESET} regardless of the cause of the \overline{RESET} . After the \overline{RESET} returns high, the Wakeup cycle begins again (see Figure 4).

The RESET Delay Time, Wakeup signal frequency and RESET high to Wakeup delay time are all set by one external resistor, RDelay, according to the following equations:

Wakeup Period (seconds) = $(4.17 \times 10^{-7}) * R_{DELAY} (\Omega)$


 $\overline{\text{RESET}}$ Delay Time (seconds) = (5.21 × 10⁻⁸) * R_{DELAY} (Ω)

RESET High to Wakeup Delay Time (seconds) = $(2.08 \times 10^{-7}) * R_{DELAY}(\Omega)$

The voltage present at the Delay pin is a buffered bandgap voltage (~1.25 V) and can be used as a reference for an external tracking regulator.

Enable

This is a standard TTL and CMOS logic compatible input that can be used to turn the regulator on or off. Logic high enables the regulator; logic low disables it (also called *shutdown*). In the disabled/shutdown state, the pass transistor is off and total quiescent current is less than $1 \, \mu A$.



^{*}C1 required if regulator is located far from power supply filter. If extremely fast input voltage transients are expected then appropriate input filter must be used. The filter can be composed of several capacitors in parallel.

Figure 17. Application Circuit







NOTES 4&5

Н

e

TOP VIEW

SIDE VIEW

BOTTOM VIEW

△ 0.10 C D

NOTES 4&5 0.10 C D

8X b NOTES 3&7 **♦** 0.25**№** C A-B D

0.10 C

SEATING

PLANE



NOTE 6

8

Е

NOTE 6 B

0.20 C D


NOTE 8

SOIC-8 EP CASE 751AC **ISSUE E**

DATE 05 OCT 2022

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
 3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.004 IN EXCESS OF MAXIMUM MATERIAL CONDITION.
- 4. DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 PER SIDE. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.010 mm PER SIDE.
- THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM.
 DIMENSIONS D AND E1 ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
- 6. DATUMS A AND B ARE TO BE DETERMINED AT DATUM H.
- 7. DIMENSIONS b AND c APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 TO 0.25 FROM THE LEAD TIP.
- 8. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.



MILLIMETERS			
MIN.	NOM	MAX.	
1.35	1.55	1.75	
	0.05	0.10	
1.35	1.50	1.65	
0.31	0.41	0.51	
0.17	0.21	0.23	
	4.90 BSC		
6.00 BSC			
3.90 BSC			
1.27 BSC			
2.24 2.72 3.20			
0.20 REF			
1.55	2.03	2.51	
0.46 REF			
0.25 0.38 0.50			
0.40	0.84	1.27	
1.04 REF			
0.25 REF			
0°	4°	8°	
	MIN. 1.35 1.35 0.31 0.17 2.24 1.55 0.25	MIN. NOM 1.35 1.55 0.05 1.35 1.50 0.31 0.41 0.17 0.21 4.90 BSC 6.00 BSC 3.90 BSC 1.27 BSC 2.24 2.72 0.20 REF 1.55 2.03 0.46 REF 0.25 0.38 0.40 0.84 1.04 REF 0.25 REF	

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D."

RECOMMENDED MOUNTING FOOTPRINT*

8X 0 760

GENERIC MARKING DIAGRAM*



XXXXXX = Specific Device Code = Assembly Location

= Year WW = Work Week = Pb-Free Package *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present and may be in either location. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON14029D	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 EP		PAGE 1 OF 1	

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales