

Self Protected Very Low I_q High Side Driver with Analog Current Sense

NCV84160

The NCV84160 is a fully protected single channel high side driver that can be used to switch a wide variety of loads, such as bulbs, solenoids, and other actuators. The device incorporates advanced protection features such as active inrush current management, over–temperature shutdown with automatic restart and an overvoltage active clamp. A dedicated Current Sense pin provides precision analog current monitoring of the output as well as fault indication of short to V_D , short circuit to ground and ON and OFF state open load detection. An active high Current Sense Disable pin allows all diagnostic and current sense features to be disabled.

Features

- Short Circuit Protection with Inrush Current Management
- CMOS (3 V / 5 V) Compatible Control Input
- Very Low Standby Current
- Very Low Current Sense Leakage
- Proportional Load Current Sense
- Current Sense Disable
- Off State Open Load Detection
- Output Short to V_D Detection
- Overload and Short to Ground Indication
- Thermal Shutdown with Automatic Restart
- Undervoltage Shutdown
- Integrated Clamp for Inductive Switching
- Loss of Ground and Loss of V_D Protection
- ESD Protection
- Reverse Battery Protection
- AEC-Q100 Qualified
- This is a Pb-Free Device

Typical Applications

- Switch a Variety of Resistive, Inductive and Capacitive Loads
- Can Replace Electromechanical Relays and Discrete Circuits
- Automotive / Industrial

FEATURE SUMMARY

Max Supply Voltage	V_D	41	V
Operating Voltage Range	V_D	4.5 to 28	٧
R _{DSon} (max) T _J = 25°C	R _{ON}	160	mΩ
Output Current Limit (typical)	I _{LIM}	12	Α
OFF-state Supply Current (typical)	I _{D(off)}	0.01	μΑ



MARKING DIAGRAM




84160 = Specific Device Code A = Assembly Location

L = Wafer Lot
Y = Year
W = Work Week
= Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS



ORDERING INFORMATION

Device	Package	Shipping [†]
NCV84160DR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

Block Diagram & Pin Configuration




Figure 1. Block Diagram

Table 1. SO8 PACKAGE PIN DESCRIPTION

Pin#	Symbol	Description
1	GND	Ground
2	IN	Logic Level Input
3	CS	Analog Current Sense Output
4	CS_DIS	Active High Current Sense Disable
5	V_D	Supply Voltage
6	OUT	Output
7	OUT	Output
8	V _D	Supply Voltage




Figure 2. Voltage and Current Conventions

Table 2. Connection suggestions for unused and or unconnected pins

Connection	Input	Output	Current Sense	Current Sense Enable
Floating	Х	Х	Not Allowed	X
To Ground	Through 10 kΩ resistor	Not Allowed	Through 1 kΩ Resistor	Through 10 k Ω resistor




Figure 3. Pin Configuration (top view)

ELECTRICAL SPECIFICATIONS

Table 3. MAXIMUM RATINGS

	Value				
Rating	Symbol	Min	Max	Unit	
DC Supply Voltage	V _D	-0.3	41	V	
Peak Transient Input Voltage (Load Dump 46 V, V _D = 14 V, ISO16750–2: 2012 Test B)	V _{peak}		48	V	
Input Voltage	V _{IN}	-10	10	V	
Input Current	I _{IN}	-5	5	mA	
Reverse Ground Pin Current	I _{GND}		-200	mA	
Output Current (Note 2)	l _{OUT}	-6	Internally Limited	Α	
CS Current	I _{CS}		200	mA	
CS Voltage	V _{CS}	V _D -41	V_{D}	V	
CS_DIS Voltage	V _{CS_DIS}	-10	10	V	
CS_DIS Current	I _{CS_DIS}	-5	5	mA	
Power Dissipation T _c = 25°C (Note 4)	P _{tot}		1.49	W	
Electrostatic Discharge (HBM Model 100 pF / 1500 Ω) Input Current Sense Current Sense Enable Output V _D Charge Device Model CDM-AEC-Q100-011	V _{ESD}	4 3 4 3 3		DC kV kV kV kV kV	
Single Pulse Inductive Load Switching Energy (Note 1) (L = 8 mH, V _{bat} = 13.5 V; I _L = 3.08 A, T _{J_Start} = 150°C)	E _{AS}		53.71	mJ	
Operating Junction Temperature	TJ	-40	+150	°C	
Storage Temperature	T _{storage}	-55	+150	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 4. THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max. Value	Units
Thermal Resistance Junction-to-Lead Junction-to-Ambient (Note 3) Junction-to-Ambient (Note 4)	R _{θJL} R _{θJA} R _{θJA}	32 98 84	°C/W

^{3.} Min. pad size, 1 oz. Cu with backside plane covered with 1 oz. Cu (backside plane not electrically connected).

^{1.} Not subjected to production testing

^{2.} Reverse Output current has to be limited by the load to stay within absolute maximum ratings and thermal performance.

^{4. 2} cm² pad size, 1 oz. Cu with backside plane covered with 1 oz. Cu (backside plane not electrically connected).

ELECTRICAL CHARACTERISTICS ($8 \le V_D \le 28 \text{ V}; -40^{\circ}\text{C} < T_J < 150^{\circ}\text{C}$ unless otherwise specified)

Table 5. POWER

			Value			
Rating	Symbol	Conditions	Min	Тур	Max	Unit
Operating Supply Voltage	V _D		4.5	-	28	V
Undervoltage Shutdown	V _{UV}			3.5	4.5	V
Undervoltage Shutdown Hysteresis	V _{UV_HYST}			0.5		V
On Resistance	R _{ON}	I _{OUT} = 1 A, T _J = 25°C			160	mΩ
		I _{OUT} = 1 A, T _J = 150°C			320	
		I _{OUT} = 1 A, V _D = 5 V, T _J = 25°C			210	
Supply Current (Note 5)	I _D	OFF-state: $V_D = 13 \text{ V}$, $V_{IN} = V_{OUT} = 0 \text{ V}$, $T_J = 25^{\circ}\text{C}$		0.01	0.5	μΑ
		ON-state: V _D = 13 V, V _{IN} = 5 V, I _{OUT} = 0 A		1.9	3.5	mA
Output Leakage Current	I _{L(OFF)}	V _{IN} = V _{OUT} = 0 V, V _D = 13 V, T _J = 25°C			0.5	μΑ
		V _{IN} = V _{OUT} = 0 V, V _D = 13 V, T _J = 125°C			0.5	

^{5.} Includes PowerMOS leakage current.

Table 6. LOGIC INPUTS (VD = 13.5 V; $-40^{\circ}C$ < TJ < 150°C)

				Value		
Rating	Symbol	Conditions	Min	Тур	Max	Unit
Input Voltage - Low	V _{IN_LOW}				0.9	V
Input Current – Low	I _{IN_LOW}	V _{IN} = 0.9 V	1			μΑ
Input Voltage – High	V _{IN_HIGH}		2.1			V
Input Current – High	l _{IN_HIGH}	V _{IN} = 2.2 V			10	μΑ
Input Hysteresis Voltage	V _{IN_HYST}		0.2			V
Input Clamp Voltage	V _{IN_CL}	I _{IN} = 1 mA	12	13	14	V
		I _{IN} = -1 mA	-14	-13	-12	1
CS_DIS Voltage - Low	V _{CS_DIS_LOW}				0.9	V
CS_DIS Current - Low	Ics_dis_low	V _{CS_DIS} = 0.9 V	1			μΑ
CS_DIS Voltage - High	V _{CS_DIS_HIGH}		2.1			V
CS_DIS Current - High	I _{CS_DIS_HIGH}	V _{CS_DIS} = 2.2 V			10	μΑ
CS_DIS Hysteresis Voltage	V _{CS_DIS_HYST}		0.2			V
CS_DIS Clamp Voltage	V _{CS_DIS_CL}	I _{CS_DIS} = 1 mA	12	13	14	V
		I _{CS_DIS} = -1 mA	-14	-13	-12	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Table 7. SWITCHING CHARACTERISTICS $(T_J = 25^{\circ}C)$

			Value			
Rating	Symbol	Conditions	Min	Тур	Max	Unit
Turn-On Delay Time	t _{d_on}	to 10% V _{OUT} , V _D = 13 V, R _L = 13 Ω		10		μs
Turn-Off Delay Time	t _{d_off}	to 90% V_{OUT} , V_D = 13 V , R_L = 13 Ω		10		μs
Slew Rate On	dV _{OUT} /dt _{on}	10% to 80% V_{OUT} , V_D = 13 V , R_L = 13 Ω		0.7		V / μs
Slew Rate Off	dV_{OUT}/dt_{off}	90% to 10% V_{OUT} , V_D = 13 V , R_L = 13 Ω		0.7		V / μs
Turn-On Switching Loss (Note 6)	E _{on}	$V_D = 13 \text{ V}, R_L = 13 \Omega$		0.04		mJ
Turn-Off Switching Loss (Note 6)	E _{off}	$V_D = 13 \text{ V}, R_L = 13 \Omega$		0.04		mJ

^{6.} Not subjected to production testing

Table 8. OUTPUT DIODE CHARACTERISTICS

			Value			
Rating	Symbol	Conditions	Min	Тур	Max	Unit
Forward Voltage	V _F	I _{OUT} = -1 A, T _J = 150°C, V _F = V _{OUT} - V _D			0.7	V

Table 9. PROTECTION FUNCTIONS (Note 8)

			Value			
Rating	Symbol	Conditions	Min	Тур	Max	Unit
Temperature Shutdown (Note 7)	T _{SD}		150	175	200	°C
Temperature Shutdown Hysteresis (T _{SD} – T _R) (Note 7)	T _{SD_HYST}			7		°C
Reset Temperature (Note 7)	T _R		T _{R_CS} +1	T _{R_CS} +5		°C
Thermal Reset of CS_FAULT (Note 7)	T _{R_CS}		135			°C
DC Output Current Limit	I _{LIM_H}	V _D = 13 V	6	12	18	Α
		5 V < V _D < 28 V			18	Α
Short Circuit Current Limit during Thermal Cycling (Note 7)	I _{LIM_L}	$V_D = 13 \text{ V}$ $T_R < T_J < T_{SD}$		6.5		Α
Switch Off Output Clamp Voltage	V _{OUT_CLAMP}	I _{OUT} = 1 A, V _{IN} = 0 V, L = 20 mH	V _D – 41	V _D – 45	V _D - 52	V
Overvoltage Protection	V _{OV}	V _{IN} = 0 V, I _D = 20 mA	41	45	52	V
Output Voltage Drop Limitation	V _{DS_ON}	$I_{OUT} = 0.025 \text{ A}, -40^{\circ}\text{C} \le T_{J} \le 150^{\circ}\text{C}$		25		mV

^{7.} Not subjected to production testing.

Table 10. OPEN-LOAD DETECTION (8 \leq V_D \leq 18 V)

				Value		
Rating	Symbol	Conditions	Min	Тур	Max	Unit
Open-load Off-State Detection Threshold	V _{OL}	V _{IN} = 0 V	2	-	4	V
Open-load On-State Detection Threshold	I _{OL}	$V_{IN} = 5 \text{ V}, I_{CS} = 5 \mu A$	0.5		5	mA
Open-load Detection Delay at Turn-Off	t _{d_OL_off}		100		800	μS
Off-State Output Current	I _{OLOFF1}	$V_{IN} = 0 V, V_{OUT} = V_{OL}$	-3		3	μΑ
Output rising edge to CS rising edge during open–load	t _{D_OL}	$V_{OUT} = 4 \text{ V}, V_{IN} = 0 \text{ V},$ $V_{CS} = 90\% \text{ of } V_{CS_HIGH}$			20	μs

^{8.} To ensure long term reliability during overload or short circuit conditions, protection and related diagnostic signals must be used together with a fitting hardware & software strategy. If the device operates under abnormal conditions, this hardware & software solution must limit the duration and number of activation cycles.

Table 11. CURRENT SENSE CHARACTERISTICS (8 \leq V $_D$ \leq 18 V)

			Value				
Rating	Symbol	Conditions	min	typ	max	Unit	
Current Sense Ratio	K ₀	$I_{OUT} = 0.025 \text{ A}, V_{CS} = 0.5 \text{ V}, $ $T_{J} = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$	260	490	760	I _{OUT} / I _{CS}	
Current Sense Ratio	K ₁	$I_{OUT} = 0.35 \text{ A}, V_{CS} = 0.5 \text{ V},$ $T_{J} = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	310	465	620		
		I _{OUT} = 0.35 A, V _{CS} = 0.5 V, T _J = 25°C to 150°C	360	465	545		
Current Sense Ratio Drift (Note 9)	$\Delta K_1 / K_1$	$I_{OUT} = 0.35 \text{ A}, V_{CS} = 0.5 \text{ V},$ $T_{J} = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	-11		11	%	
Current Sense Ratio	K ₂	$I_{OUT} = 0.5 \text{ A, V}_{CS} = 4 \text{ V,}$ $T_{J} = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	350	455	570		
		$I_{OUT} = 0.5 \text{ A}, V_{CS} = 4 \text{ V},$ $T_{J} = 25^{\circ}\text{C to } 150^{\circ}\text{C}$	380	455	530		
Current Sense Ratio Drift (Note 9)	$\Delta K_2 / K_2$	I _{OUT} = 0.5 A, T _J = -40°C to 150°C	-8		8	%	
Current Sense Ratio	K ₃	$I_{OUT} = 1.5 \text{ A, V}_{CS} = 4 \text{ V,}$ $T_{J} = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	405	455	505		
		I _{OUT} = 1.5 A, V _{CS} = 4 V, T _J = 25°C to 150°C	415	455	495		
Current Sense Ratio Drift (Note 9)	$\Delta K_3 / K_3$	I _{OUT} = 1.5 A, T _J = -40°C to 150°C	-4		4	%	
Current Sense Leakage Current	CS _{IIkg}	$I_{OUT} = 0 \text{ A, V}_{CS} = 0 \text{ V}$ $V_{CS_DIS} = 5 \text{ V, V}_{IN} = 0 \text{ V}$ $T_{J} = -40^{\circ}\text{C to } 150^{\circ}\text{C}$			1	μΑ	
		$I_{OUT} = 0 \text{ A}, V_{CS} = 0 \text{ V}$ $V_{CS DIS} = 0 \text{ V}, V_{IN} = 5 \text{ V}$ $T_{J}^{-} = -40^{\circ}\text{C to } 150^{\circ}\text{C}$			2		
		$I_{OUT} = 1 \text{ A, V}_{CS} = 0 \text{ V}$ $V_{CS_DIS} = 5 \text{ V, V}_{IN} = 5 \text{ V}$ $T_{J} = -40^{\circ}\text{C to } 150^{\circ}\text{C}$			1		
CS Max Voltage	CS _{Max}	R _{CS} = 10 KΩ, I _{OUT} = 1 A	5			V	
Current Sense Voltage in Fault Condition (Note 10)	V _{CS_FAULT}	V_D = 13 V, R_{CS} = 3.9 k Ω		8		V	
Current Sense Current in Fault Condition (Note 10)	ICS_FAULT	V _D = 13 V, V _{CS} = 5 V		10		mA	
CS_DIS Low to CS High Delay Time	t _{CS_HIGH1}	V _{CS} < 4 V, 0.025 A < I _{OUT} < 1.5 A I _{CS} = 90% of I _{CS} Max		40	100	μs	
CS_DIS High to CS Low Delay Time	t _{CS_LOW1}	V _{CS} < 4 V, 0.025 A < I _{OUT} < 1.5 A I _{CS} = 10% of I _{CS} Max		5	20	μs	
V _{IN} High to CS High Delay Time	t _{CS_HIGH2}	V _{CS} < 4 V, 0.025 A < I _{OUT} < 1.5 A I _{CS} = 90% of I _{CS} Max		30	160	μs	
V _{IN} Low to CS Low Delay Time	t _{CS_LOW2}	V _{CS} < 4 V, 0.025 A < I _{OUT} < 1.5 A I _{CS} = 10% of I _{CS} Max		80	250	μs	
Delay Time I _D Rising Edge to Rising Edge of CS	Δt_{CS_HIGH2}	V_{CS} < 4 V, I_{CS} = 90% of I_{CS} Max, I_{OUT} = 90% of I_{OUTmax} , I_{OUTmax} = 1.5 A			110	μs	

Not subjected to production testing.
 The following fault conditions are: Overtemperature, Power Limitation, and OFF State Open-Load Detection.

Table 12. TRUTH TABLE

Conditions	Input	Output	CS (V _{CS_DIS} = 0 V) (Note 11)
Normal Operation	L	L	0
	H	H	I _{CS} = I _{OUT} /K _{NOMINAL}
Over-temperature	L	L	0
	H	L	V _{CS_FAULT}
Under-voltage	L H	L L	0
Overload	H	H (no active current mgmt)	I _{CS} = I _{OUT} /K _{NOMINAL}
	H	Cycling (active current mgmt)	V _{CS_FAULT}
Short circuit to Ground	L	L	0
	H	L	Vcs_fault
OFF State Open-Load	L	Н	V _{CS_FAULT}

^{11.} If the V_{CS_DIS} is high, the Current Sense output is at a high impedance, its potential depends on leakage currents and external circuitry.

ELECTRICAL CHARACTERISTICS WAVEFORMS AND GRAPHS




Figure 4. Switching Characteristics




Figure 5. Normal Operation with Current Sense Timing Characteristics




Figure 6. Delay Response from Rising Edge of I_{OUT} and Rising Edge of CS (for CS_EN = 5V)




Figure 7. OFF-State Open-Load Flag Delay Timing




Figure 8. Off-State Open-Load with added external components




Figure 9. Voltage Drop Limitation for VDS_ON




Figure 10. $_{\rm IOUT}/I_{\rm Sense}$ vs $I_{\rm OUT}$




Figure 11. Maximum Current Sense Ratio Drift vs Load Current




Figure 12. Short to GND or Overload




Figure 13. How T_J Progresses During Short to GND or Overload




Figure 14. Discontinuous Overload or Short to GND




Figure 15. Short Circuit from OUT to VD




Figure 16. Output Leakage Current vs. VD Voltage & Temperature, VOUT = 0 V




Figure 17. Input Current vs. Temperature




Figure 18. Input Clamp Voltage (Positive) vs.
Temperature




Figure 19. Input Clamp Voltage (Negative) vs. Temperature




Figure 20. V_{IN} Threshold High vs. Temperature






Figure 21. V_{IN} Threshold Low vs. Temperature








Figure 24. R_{ON} vs. Temperature & V_D Voltage

Figure 25. Undervoltage Shutdown vs. Temperature




Figure 26. Slew Rate On vs. Temperature

Figure 27. Slew Rate Off vs. Temperature




Figure 28. Current Limit vs. Temperature, $V_D = 13.5 \text{ V}$

Figure 29. CS_DIS Threshold High vs. Temperature




Figure 30. CS_DIS Threshold Low vs. Temperature

Figure 31. CS_DIS Clamp Voltage (Positive) vs. Temperature




Figure 32. CS_DIS Clamp Voltage (Negative) vs. Temperature

ISO 7637-2: 2011(E) PULSE TEST RESULTS

ISO 7637-2:2011	Test Severity Levels				
Test Pulse	III	IV	Delays and Impedance	# of Pulses or Test Time	Pulse / Burst rep. time
1	-112	-150	2 ms, 10 Ω	500 pulses	0.5 s
2a	55	112	0.05 ms, 2 Ω	500 pulses	0.5 s
3a	-165	-220	0.1 us, 50 Ω	1 h	100 ms
3b	112	150	0.1 us, 50 Ω	1 h	100 ms
ISO	Total D	a a vilka	<u> </u>	<u> </u>	
7637-2:2011	Test Results				
Test Pulse	III	IV			
1		Α			
2a	Α	E			
3a		А			
3b		Α			
	_				
Class	Functional Status				
Α	All functions of a device perform as designed during and after exposure to disturbance.				
В	All functions of a device perform as designed during exposure. However, one or more of them can go beyond specified tolerance. All functions return automatically to within normal limits after exposure is removed. Memory functions shall remain class A.				
С	One or more functions of a device do not perform as designed during exposure but return automatically to normal operation after exposure is removed.				
D	One or more functions of a device do not perform as designed during exposure and do not return to normal operation until exposure is removed and the device is reset by simple "operator/use" action.				
E		nctions of a devic n without replacin		d during and after exposure a	nd cannot be returned to

Application Information




Figure 33. Application Schematic

Loss of Ground Protection

When device or ECU ground connection is lost and load is still connected to ground, the device will turn the output OFF. In loss of ground state, the output stage is held OFF independent of the state of the input. Input resistors are recommended between the device and microcontroller.

Reverse Battery Protection

Solution 1: Resistor in the GND line only (no parallel Diode)
The following calculations are true for any type of load.

In the case for no diode in parallel with R_{GND} , the calculations below explain how to size the resistor.

Consider the following parameters: $-I_{GND}$ Maximum = 200 mA for up to $-V_D$ = 32 V.

Where $-I_{GND}$ is the DC reverse current through the GND pin and $-V_D$ is the DC reverse battery voltage.

$$-I_{GND} = \frac{-V_D}{R_{GND}}$$
 (eq. 1)

Since this resistor can be used amongst multiple High–Side devices, please take note the sum of the maximum active GND currents ($I_{GND(On)max}$) for each device when sizing the resistor. Please note that if the microprocessor GND is not shared by the device GND, then R_{GND} produces a shift of ($I_{GND(On)max} * R_{GND}$) in the input thresholds and CS output values. If the calculated power dissipation leads to too large of a resistor size or several devices have to share the same resistor, please look at the second solution for Reverse Battery Protection. Refer to the figure below for selecting the proper R_{GND} .

NCV84160 Reverse Battery Considerations Normal Operation VIN = 5 V, Reverse Battery = 32 V




Figure 34. Reverse Battery R_{GND} Considerations

Solution 2: Diode (DGND) in parallel with RGND in the ground line.

A resistor value of $R_{GND} = 1$ kOhm should be selected and placed in parallel to D_{GND} if the device drives an inductive load. The diode (D_{GND}) provides a ~600–700 mV shift in the input threshold and current sense values if the micro controller ground is not common to the device ground. This shift will not vary even in the case of multiple high–side devices using the same resistor/diode network.

Undervoltage Protection

The device has two under–voltage threshold levels, V_{D_MIN} and V_{UV} . Switching function (ON/OFF) requires supply voltage to be at least V_{D_MIN} . The device features a lower supply threshold V_{UV} , above which the output can remain in ON state. While all protection functions are guaranteed when the switch is ON, diagnostic functions are operational only within nominal supply voltage range V_{D} .




Figure 35. Undervoltage Behavior

Overvoltage Protection

The NCV84160 has two Zener diodes ZV_D and ZCS, which provide integrated overvoltage protection. ZVD protects the logic block by clamping the voltage between supply pin V_D and ground pin GND to VZV_D. ZCS limits voltage at current sense pin CS to V_D – VZCS. The output power MOSFET's output clamping diodes provide protection by clamping the voltage across the MOSFET (between V_D pin and OUT pin) to VCLAMP. During overvoltage protection, current flowing through ZVD, ZCS and the output clamp must be limited. Load impedance ZL limits the current in the body diode ZBody. In order to limit the current in ZV_D a resistor, RGND (150 Ω), is required in the GND path. External resistors RCS and RSENSE limit the current flowing through ZCS and out of the CS pin into the micro-controller I/O pin. With RGND, the GND pin voltage is elevated to V_D – VZV_D when the supply voltage V_D rises above VZV_D. ESD diodes ZESD pull up the voltage at logic pins IN, CS Dis close to the GND pin voltage V_D – VZV_D. External resistors RIN, and RCS DIS are required to limit the current flowing out of the logic pins into the micro-controller I/O pins. During overvoltage exposure, the device transitions into a self-protection state, with automatic recovery after the supply voltage comes back to the normal operating range. The specified parameters as well as short circuit robustness and energy capability cannot be guaranteed during overvoltage exposure.

Overload Protection

Current limitation as well as over-temperature shutdown mechanisms are integrated into the NCV84160 to provide protection from overload conditions such as bulb inrush or short to ground.

Current Limitation

In case of overload, the NCV84160 limits the current in the output power MOSFET to a safe value. Due to high power dissipation during current limitation, the device's junction temperature increases rapidly. In order to protect the device, the output driver is shut down by one of the two over–temperature protection mechanisms. The output current limitation level is dependent on the drain–to–source voltage of the power MOSFET. If the input remains active during the shutdown, the output power MOSFET will automatically be re–activated after a minimum OFF time or when the junction temperature returns to a safe level.

Output Clamping with Inductive Load Switch Off:

The output voltage V_{OUT} drops below GND potential when switching off inductive loads. This is because the inductance develops a negative voltage across the load in response to a decaying current. The integrated clamp of the device clamps the negative output voltage to a certain level relative to the supply voltage V_{BAT} . During output clamping with inductive load switch off, the energy stored in the inductance is rapidly dissipated in the device resulting in high power dissipation. This is a stressful condition for the device and the maximum energy allowed for a given load inductance should not be exceeded in any application.




Figure 36. Inductive Load Switching




Figure 37. Maximum Switch–Off Current vs. Load Inductance, $\rm V_D$ = 13.5 V; $\rm R_L$ = 0 $\rm \Omega$

Open Load Detection in OFF State

Open load diagnosis in the OFF-state can be performed by activating an external resistive pull-up path (RPU) to VBAT. To calculate the pull-up resistance, external leakage currents (designed pull-down resistance, humidity-induced leakage etc) as well as the open load threshold voltage VOL have to be taken into account.




Figure 38. Off State Open Load Detection Circuit

Current Sense in PWM Mode

While operating in PWM mode, the current sense functionality can be used, but the timing of the input signal and the response time of the current sense need to be considered. When operating in PWM mode, the following performance is to be expected. The CS_DIS pin should be left low to eliminate any unnecessary delay time to the circuit. When $V_{\rm IN}$ switches from low to high, there will be

a typical delay (tCS_High2) before the current sense responds. Once this timing delay has passed, the rise time of the current sense output (Δt CS_High2) also needs to be considered. When V_{IN} switches from high to low a delay time (tCS_Low1) needs to be considered. As long as these timing delays are allowed, the current sense pin can be operated in PWM mode.

PACKAGE AND PCB THERMAL DATA (Note 1)




Figure 39. Junction to Ambient Transient Thermal Impedance (Min. Pad Cu Area)




Figure 40. Junction to Ambient Transient Thermal Impedance (2 cm² Cu Area)

1. PCB FR4 Area = 4.8 cm x 4.8 cm, PCB Thickness = 1.6 mm, backside plane covered with 1 oz. Cu (backside plane not electrically connected)





SOIC-8 NB CASE 751-07 **ISSUE AK**

DATE 16 FEB 2011



XS

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27 BSC		0.050 BSC		
Н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
K	0.40	1.27	0.016	0.050	
М	0 °	8 °	0 °	8 °	
N	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

SOLDERING FOOTPRINT*

0.25 (0.010) M Z Y S



^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location = Wafer Lot

= Year = Work Week W = Pb-Free Package

XXXXXX XXXXXX AYWW AYWW H \mathbb{H} Discrete **Discrete** (Pb-Free)

XXXXXX = Specific Device Code = Assembly Location Α

ww = Work Week

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 3:

STYLE 2:

DATE 16 FEB 2011

STYLE 4:

STYLE 1: PIN 1. EMITTER 2. COLLECTOR 3. COLLECTOR 4. EMITTER 5. EMITTER 6. BASE 7. BASE	STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 3. COLLECTOR, #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER, #2 7. BASE, #1	STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1	STYLE 4: PIN 1. ANODE 2. ANODE 3. ANODE 4. ANODE 5. ANODE 6. ANODE 7. ANODE
8. EMITTER STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. DRAIN 5. GATE 6. GATE 7. SOURCE 8. SOURCE	8. EMITTER, #1 STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN 4. SOURCE 5. SOURCE 6. GATE 7. GATE 8. SOURCE	STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd	8. COMMON CATHODE STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 8. COLLECTOR, #1
STYLE 9: PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2 4. EMITTER, COMMON 5. EMITTER, COMMON 6. BASE, DIE #2 7. BASE, DIE #1 8. EMITTER, COMMON	STYLE 10: PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND 5. GROUND 6. BIAS 2 7. INPUT 8. GROUND	STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1	STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN	STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN	STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON	STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1
STYLE 17: PIN 1. VCC 2. V2OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND 8. ACC	STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. CATHODE 8. CATHODE	STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1	STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3. CATHODE 3 4. CATHODE 4 5. CATHODE 5 6. COMMON ANODE 7. COMMON ANODE 8. CATHODE 6	STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3. COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND	STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT	STYLE 24: PIN 1. BASE 2. EMITTER 3. COLLECTOR/ANODE 4. COLLECTOR/ANODE 5. CATHODE 6. CATHODE 7. COLLECTOR/ANODE 8. COLLECTOR/ANODE
STYLE 25: PIN 1. VIN 2. N/C 3. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT	STYLE 26: PIN 1. GND 2. dv/dt 3. ENABLE 4. ILIMIT 5. SOURCE 6. SOURCE 7. SOURCE 8. VCC	STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN	STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V MON 6. VBULK 7. VBULK 8. VIN
STYLE 29: PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2 5. COLLECTOR, #2 6. COLLECTOR, #2 7. COLLECTOR, #1 8. COLLECTOR, #1	STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 8. GATE 1		

DOCUMENT NUMBER:	98ASB42564B	Printed versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

STYLE 1:

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales