onsemi

Self-Protected Low Side Driver with In-Rush Current Management

NCV8412, NCV8412D

The NCV8412 is a three terminal protected Low–Side Smart Discrete FET. The protection features include Delta Thermal Shutdown, overcurrent, overtemperature, ESD and integrated Drain–to–Gate clamping for overvoltage protection. The device also offers fault indication via the gate pin. This device is suitable for harsh automotive environments.

Features

- Short-Circuit Protection with In-Rush Current Management
- Delta Thermal Shutdown
- Thermal Shutdown with Automatic Restart
- Overvoltage Protection
- Integrated Clamp for Overvoltage Protection and Inductive Switching
- ESD Protection
- dV/dt Robustness
- Analog Drive Capability (Logic Level Input)
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q101 Grade 1 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

Typical Applications

- Switch a Variety of Resistive, Inductive and Capacitive Loads
- Can Replace Electromechanical Relays and Discrete Circuits
- Automotive/Industrial




Figure 1. Block Diagram


V _{DSS} (Clamped)	R _{DS(ON)} TYP	I _D MAX (Limited)
42 V	145 m Ω @ 10 V	5.9 A





SOT-223 (TO-261) CASE 318E

SOIC-8 NB CASE 751



(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information on page 14 of this data sheet.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-to-Source Voltage Internally Clamped	V _{DSS}	42	V
Drain-to-Gate Voltage Internally Clamped	V _{DG}	42	V
Gate-to-Source Voltage	V _{GS}	±14	V
Drain Current – Continuous	۱ _D	Internally L	imited
Total Power Dissipation (SOT-223)@ $T_A = 25^{\circ}C$ (Note 1) @ $T_A = 25^{\circ}C$ (Note 2)	P _D	1.28 2.19	W
Power Dissipation per Channel (SOIC–8 Dual), both channels loaded equally (a) $T_A = 25^{\circ}C$ (Note 1) (b) $T_A = 25^{\circ}C$ (Note 2)	P _D	0.57 0.78	W
Total Power Dissipation (SOIC–8 Dual), only one channel loaded $@T_A = 25^{\circ}C$ (Note 1) $@T_A = 25^{\circ}C$ (Note 1)	PD	0.93 1.20	W
Thermal Resistance (SOT-223) Junction-to-Ambient (Note 1) Junction-to-Ambient (Note 2) Junction-to-Case (Soldering Point)	${f R}_{ heta JA} \ {f R}_{ heta JA} \ {f R}_{ heta JA} \ {f R}_{ heta JS}$	97.0 57.0 7.9	°C/W
Thermal Resistance (SOIC-8 Dual), both channels loaded equally Junction-to-Ambient (Note 1) Junction-to-Ambient (Note 2) Junction-to-Case (Soldering Point)	${f R}_{ heta JA} \ {f R}_{ heta JA} \ {f R}_{ heta JA} \ {f R}_{ heta JS}$	107.8 79.4 29.0	°C/W
Thermal Resistance (SOIC-8 Dual), only one channel loaded Junction-to-Ambient (Note 1) Junction-to-Ambient (Note 2) Junction-to-Case (Soldering Point)	${f R}_{ heta JA} \ {f R}_{ heta JA} \ {f R}_{ heta JA}$	133.6 103.8 29.1	°C/W
Single Pulse Inductive Load Switching Energy (L = 50 mH, I_{Lpeak} = 2 A, V_{GS} = 5 V, R_G = 25 Ω , T_{Jstart} = 25°C)	E _{AS}	100	mJ
Load Dump Voltage $(V_{GS} = 0 \text{ and } 10 \text{ V}, \text{ R}_{L} = 22 \Omega)$ (Note 3)	U _S *	55	V
Operating Junction Temperature	TJ	-40 to 150	°C
Storage Temperature	T _{storage}	-55 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Mounted onto a 80 x 80 x 1.6 mm single layer FR4 board (100 sq mm, 1 oz. Cu, steady state)

2. Mounted onto a 80 x 80 x 1.6 mm single layer FR4 board (645 sq mm, 1 oz. Cu, steady state)

3. Load Dump Test B (with centralized load dump suppression) according to ISO16750-2 standard. Guaranteed by design. Not tested in production. Passed Class C according to ISO16750-1.

ESD ELECTRICAL CHARACTERISTICS (Notes 4, 5)

Parameter	Test Condition	Symbol	Min	Тур	Max	Unit
Electro-Static Discharge Capability	Human Body Model (HBM)	ESD	4000			V
	Charged Device Model (CDM)		1000			

4. Not tested in production.

5. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per AEC-Q100-002 (JS-001-2017)

Field Induced Charge Device Model ESD characterization is not performed on plastic molded packages with body sizes smaller than 2 x 2 mm due to the inability of a small package body to acquire and retain enough charge to meet the minimum CDM discharge current waveform characteristic defined in JEDEC JS-002-2018.




Figure 2. Voltage and Current Convention

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)


Parameter Test Condition		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS	•				•	
Drain-to-Source Clamped Breakdown	V _{GS} = 0 V, I _D = 10 mA	V _{(BR)DSS}	42	44	49	V
Voltage	V_{GS} = 0 V, I _D = 10 mA, T _J = 150°C (Note 6)		39	42	49	
Zero Gate Voltage Drain Current	$V_{GS} = 0 V, V_{DS} = 32 V$ I_{DS}			0.7	4.0	μΑ
	$V_{GS} = 0 \text{ V}, V_{DS} = 32 \text{ V}, T_{J} = 150^{\circ}\text{C}$ (Note 6)			2.3	20	
Gate Input Current	V _{GS} = 5 V, V _{DS} = 0 V	I _{GSS}		52	72	μΑ
ON CHARACTERISTICS	-					
Gate Threshold Voltage	$V_{GS}=V_{DS},I_{D}=150\;\mu A$	V _{GS(th)}	1.0	1.6	2.2	V
Gate Threshold Temperature Coefficient	$V_{GS} = V_{DS}$, $I_D = 150 \ \mu A$ (Note 6)	V _{GS(th)} /T _J		3.1		mV/°C
Static Drain-to-Source On Resistance	V_{GS} = 10 V, I _D = 1.7 A	R _{DS(ON)}		145	200	mΩ
	V _{GS} = 10 V, I _D = 1.7 A, T _J = 150°C (Note 6)			255	400	
	V _{GS} = 5.0 V, I _D = 1.7 A			180	230	
	V_{GS} = 5.0 V, I _D = 1.7 A, T _J = 150°C (Note 6)			310	460	
	V_{GS} = 5.0 V, I _D = 0.5 A			180	230	
	V_{GS} = 5.0 V, I _D = 0.5 A, T _J = 150°C (Note 6)			305	460	
Source-to-Drain Forward On Voltage	I _S = 7 A, V _{GS} = 0 V	V _{SD}		0.95	1.2	V
SWITCHING CHARACTERISTICS (Note	6)					
Turn–On Time (10% V_{GS} to 90% $I_{D})$		t _{ON}		20	31	μs
Turn–On Rise Time (10% I_D to 90% $I_D)$		t _{rise}		14	25	μs
Turn–Off Time (90% V_{GS} to 10% $I_{D})$	V _{GS} = 0 V to 10 V,	t _{OFF}		96	140	μs
Turn–Off Fall Time (90% $\rm I_D$ to 10% $\rm I_D)$	$V_{DD} = 12 \text{ V}, \text{ I}_{D} = 1 \text{ A}$	t _{fall}		37	50	μs
Slew Rate On (80% V_{DS} to 50% $V_{DS})$		$-dV_{DS}/dt_{ON}$	0.45	1.0		V/µs
Slew Rate Off (50% V_{DS} to 80% $V_{DS})$		$\mathrm{dV}_{\mathrm{DS}}/\mathrm{dt}_{\mathrm{OFF}}$	0.3	0.4		V/μs
SELF PROTECTION CHARACTERISTIC	S					
Current Limit	V_{DS} = 10 V, V_{GS} = 5.0 V (Note 7)	I _{LIM}	3.3	4.4	5.6	А
	V_{DS} = 10 V, V_{GS} = 5.0 V, T_{J} = 150°C (Notes 6, 7)		3.3	4.0	4.9	
	V _{DS} = 10 V, V _{GS} = 10 V (Notes 6, 7)		2.6	3.9	5.9	
	V_{DS} = 10 V, V_{GS} = 10 V, T_{J} = 150°C (Notes 6, 7)		2.3	3.5	5.0	
Temperature Limit (Turn-Off)		T _{LIM(OFF)}	150	175	190	°C
Thermal Hysteresis	V _{GS} = 5.0 V (Notes 6, 7)	$\Delta T_{LIM(ON)}$		15		
Temperature Limit (Turn-Off)		T _{LIM(OFF)}	150	185	200	1
Thermal Hysteresis	V _{GS} = 10 V (Notes 6, 7)	$\Delta T_{LIM(ON)}$		15		

ELECTRICAL CHARACTERISTICS (T_J = $25^{\circ}C$ unless otherwise noted)

Parameter	Test Condition	Symbol	Min	Тур	Max	Unit	
GATE INPUT CHARACTERISTICS (Note 6)							
Device ON Gate Input Current	V_{GS} = 5 V, V_{DS} = 10 V, I_{D} = 1 A	I _{GON}	25	52	72	μΑ	
	V_{GS} = 10 V, V_{DS} = 10 V, I_{D} = 1 A		250	333	480		
Current Limit Gate Input Current	$V_{GS} = 5 \text{ V}, \text{ V}_{DS} = 10 \text{ V}$	I _{GCL}	35	65	96		
	V_{GS} = 10 V, V_{DS} = 10 V		200	390	540		
Thermal Limit Gate Input Current	$V_{GS} = 5 \text{ V}, \text{ V}_{DS} = 10 \text{ V}, \text{ I}_{D} = 0 \text{ A}$	I _{GTL}	550	630	750		
	V_{GS} = 10 V, V_{DS} = 10 V, I_{D} = 0 A		1350	1500	1650		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
6. Not tested in production.
7. Refer to Application Note AND8202/D for dependence of protection features on gate voltage.

TYPICAL PERFORMANCE CURVES










Figure 4. Single Pulse Maximum Switching Energy vs. Load Inductance








Figure 8. Transfer Characteristics




Figure 5. Single Pulse Maximum Inductive Switch-off Current vs. Time in Clamp






Figure 7. On-state Output Characteristics

I_D (A)










Figure 23. Transient Thermal Resistance - SOT-223








Figure 25. Transient Thermal Resistance - SOIC-8 Dual, both channels loaded equally

APPLICATION INFORMATION

Circuit Protection Features

The NCV8412 has three main protections. Current Limit, Thermal Shutdown and Delta Thermal Shutdown. These protections establish robustness of the NCV8412.

Current Limit and Short Circuit Protection

The NCV8412 has current sense element. In the event that the drain current reaches designed current limit level, integrated Current Limit protection establishes its constant level.

Delta Thermal Shutdown

Delta Thermal Shutdown (DTSD) Protection increases higher reliability of the NCV8412. DTSD consist of two independent temperature sensors – cold and hot sensors. The NCV8412 establishes a slow junction temperature rise by sensing the difference between the hot and cold sensors. ON/OFF output cycling is designed with hysteresis that results in a controlled saw tooth temperature profile (Figure 27). The die temperature slowly rises (DTSD) until the absolute temperature shutdown (TSD) is reached around 175°C.

Thermal Shutdown with Automatic Restart

Internal Thermal Shutdown (TSD) circuitry is provided to protect the NCV8412 in the event that the maximum

junction temperature is exceeded. When activated at typically 175°C, the NCV8412 turns off. This feature is provided to prevent failures from accidental overheating.

EMC Performance

If better EMC performance is needed, connect a small ceramic capacitor to the drain pin as close to the device as possible according to Figure 26.





Figure 26. EMC Capacitor Placement



TEST CIRCUITS AND WAVEFORMS







Figure 28. Resistive Load Switching Test Circuit








Figure 30. Inductive Load Switching Test Circuit




Figure 31. Inductive Load Switching Waveforms

DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NCV8412ASTT1G	8412A	SOT-223 (Pb-Free)	1,000 / Tape & Reel
NCV8412ASTT3G	8412A	SOT-223 (Pb-Free)	1,000 / Tape & Reel
NCV8412ADDR2G	8412AD	SOIC-8 (Pb-Free)	2,500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

onsemi



SOT-223 (TO-261) CASE 318E-04 ISSUE R

SEE DETAIL A


FRONT VIEW


DATE 02 OCT 2018



- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
- 4. DATUMS A AND B ARE DETERMINED AT DATUM H.
- AI IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- 6. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS & AND &1.


	MILLIMETERS			
DIM	MIN.	NDM.	MAX.	
A	1.50	1.63	1.75	
A1	0.02	0.06	0.10	
b	0.60	0.75	0.89	
b1	2.90	3.06	3.20	
с	0.24	0.29	0.35	
D	6.30	6.50	6.70	
E	3.30	3.50	3.70	
e		2.30 B2C	;	
L	0.20			
L1	1.50	1.75	2.00	
He	6.70	7.00	7.30	
θ	0*		10 °	







onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SCALE 1:1







© Semiconductor Components Industries, LLC, 2018

SOT-223 (TO-261) CASE 318E-04 **ISSUE R**

DATE 02 OCT 2018

STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2: PIN 1. ANODE 2. CATHODE 3. NC 4. CATHODE	STYLE 3: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN	Style 4: Pin 1. Source 2. Drain 3. Gate 4. Drain	STYLE 5: PIN 1. DRAIN 2. GATE 3. SOURCE 4. GATE
STYLE 6: PIN 1. RETURN 2. INPUT 3. OUTPUT 4. INPUT	STYLE 7: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 4. CATHODE	STYLE 8: CANCELLED	STYLE 9: Pin 1. Input 2. Ground 3. Logic 4. Ground	STYLE 10: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE
STYLE 11: PIN 1. MT 1 2. MT 2 3. GATE 4. MT 2	Style 12: Pin 1. Input 2. Output 3. NC 4. Output	STYLE 13: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR		

GENERIC **MARKING DIAGRAM***



- = Assembly Location А
- Υ = Year
- W = Work Week
- XXXXX = Specific Device Code .
- = Pb-Free Package
- (Note: Microdot may be in either location) *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42680B Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOT-223 (TO-261)		PAGE 2 OF 2		

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi



*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2			
onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or the rights of others.						

SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN З. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE

6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK

7. VOULK 8. VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB	PAGE 2 OF 2		

SOURCE 1/DRAIN 2

7.

8. GATE 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>