

NCV4299A

Voltage Regulator - Low-Dropout

150 mA

The NCV4299A is a family of precision micropower voltage regulators with an output current capability of 150 mA. It is available in 5.0 V or 3.3 V output voltage.

The output voltage is accurate within $\pm 2\%$ with a maximum dropout voltage of 0.5 V at 100 mA. Low Quiescent current is a feature drawing only 65 μA with a 100 μA load. This part is ideal for any and all battery operated microprocessor equipment.

The device features microprocessor interfaces including an adjustable reset output and adjustable system monitor to provide shutdown early warning. An inhibit function is available. With inhibit active, the regulator turns off and the device consumes less than 1.0 μA of quiescent current.

The part can withstand load dump transients making it suitable for use in automotive environments.


Features

- 5.0 V, 3.3 V $\pm 2\%$, 150 mA
- Extremely Low Current Consumption
 - ♦ 65 μA (Typ) in the ON Mode
 - ♦ < 1.0 μA in the Off Mode
- Early Warning
- Reset Output Low Down to $V_Q = 1.0\text{ V}$
- Adjustable Reset Threshold
- Wide Temperature Range
- Fault Protection
 - ♦ 60 V Peak Transient Voltage
 - ♦ -40 V Reverse Voltage
 - ♦ Short Circuit
 - ♦ Thermal Overload
- Internally Fused Leads
- Inhibit Function with μA Current Consumption in the Off Mode
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These are Pb-Free Devices



ON Semiconductor®


<http://onsemi.com>



xx = 33 (3.3 V Version)
= 50 (5.0 V Version)
A = Assembly Location
WL, L = Wafer Lot
Y = Year
WW, W = Work Week
G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 18 of this data sheet.

NCV4299A




Figure 1. Simplified Block Diagram

PIN FUNCTION DESCRIPTION

Pin No. SOIC-14	Pin No. TSSOP-14	Symbol	Description
1	1	RADJ	Reset Adjust. Use resistor divider to Q to adjust reset threshold lower. Connect to GND if not used.
2	3	D	Reset Delay. Connect external capacitor to ground to set delay time.
3	4	GND	Ground
4	-	GND	Ground
5	-	GND	Ground
6	5	INH	Inhibit. Connect to I if not needed. A high turns the regulator on. Use a low pass filter if transients with slew rate in excess of 10 V/μs may be present on this pin during operation. See Figure 33 for details.
7	7	RO	Reset Output. NPN collector output with internal 20 kΩ pullup to Q. Notifies user of out of regulation condition.
8	8	SO	Sense Output. NPN collector output with internal 20 kΩ pullup to Q. Can be used to provide early warning of an impending reset condition.
9	11	Q	5.0 V, 3.3 V, ±2%, 150 mA output. Use 22 μF, ESR < 8.0 Ω to ground.
10	-	GND	Ground
11	-	GND	Ground
12	-	GND	Ground
13	13	I	Input. Battery Supply Input Voltage.
14	14	SI	Sense Input. Can provide an early warning signal of an impending reset condition when used with SO.
-	2,6,9,10,12	NC	Not Connected
-	EPAD	EPAD	Connect to Ground potential or leave unconnected.

MAXIMUM RATINGS

Rating	Symbol	Min	Max	Unit
Input Voltage to Regulator (DC)	V_I	-40	45	V
Input Peak Transient Voltage to Regulator wrt GND (Note 1)	–	–	60	V
Inhibit (INH)	$\overline{V_{INH}}$	-40	45	V
Sense Input (SI)	V_{SI}	-40	45	V
Sense Input (SI)	I_{SI}	-1.0	1.0	mA
Reset Threshold (RADJ)	V_{RADJ}	-0.3	7.0	V
Reset Threshold (RADJ)	I_{RADJ}	-10	10	mA
Reset Delay (D)	V_D	-0.3	7.0	V
Reset Output (RO)	V_{RO}	-0.3	7.0	V
Reset Output (RO)	I_{RO}	-20	20	mA
Sense Output (SO)	V_{SO}	-0.3	7.0	V
Output (Q)	V_Q	-0.3	16	V
Output (Q)	I_Q	-5.0	–	mA
ESD Capability, Human Body Model (Note 2)	ESD_{HB}	2.0	–	kV
ESD Capability, Machine Model (Note 2)	ESD_{MM}	200	–	V
ESD Capability, Charged Device Model (Note 2)	ESD_{CDM}	1.0	–	kV
Junction Temperature	T_J	–	150	°C
Storage Temperature	T_{stg}	-50	150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Evaluated according to ISO7637-2 test conditions. Load dump pulse test passed up to $V_I = 60$ V, guaranteed value up to $V_I = 45$ V.
2. This device series incorporates ESD protection and is tested by the following methods:
 ESD HBM tested per AEC-Q100-002 (JS-001-2010)
 ESD MM tested per AEC-Q100-003 (EIA/JESD22-A115)
 ESD CDM tested per AEC-Q100-011 (EIA/JESD22-C101).

RECOMMENDED OPERATING RANGE

Input Voltage	5.0 V Version 3.3 V Version	V_I	5.5 4.4	45 45	V
Junction Temperature		T_J	-40	150	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

LEAD TEMPERATURE SOLDERING REFLOW (Note 3)

Reflow (SMD styles only), lead free 60 s–150 sec above 217, 40 sec max at peak	T_{SLD}	–	265 Pk	°C
Moisture Sensitivity Level	SO-14 TSSOP-14 EP	MSL	Level 1 Level 1	

3. Per IPC / JEDEC J-STD-020C.

THERMAL CHARACTERISTICS

Characteristic	Test Conditions (Typical Value)			Unit
	Note 4	Note 5	Note 6	
Thermal Characteristics, SO-14 Junction-to-Lead (ψ_{JLx} , θ_{JLx}) Junction-to-Ambient ($R_{\theta JA}$, θ_{JA})	20 114	22 90	21 70	°C/W
Thermal Characteristics, TSSOP-14 EP Junction-to-Lead (ψ_{JLx} , θ_{JLx}) Junction-to-Ambient ($R_{\theta JA}$, θ_{JA})	15 114	13 80	10 55	°C/W

4. 2 oz Copper, 50 mm sq Copper area, 1.5 mm thick FR4.
5. 2 oz Copper, 150 mm sq Copper area, 1.5 mm thick FR4.
6. 2 oz Copper, 500 mm sq Copper area, 1.5 mm thick FR4.

NCV4299A

ELECTRICAL CHARACTERISTICS (–40°C < T_J < 150°C; V_I = 13.5 V unless otherwise noted.)

Characteristic	Symbol	Test Conditions	Min	Typ	Max	Unit
Output Q						
Output Voltage (5.0 V Version)	V _Q	1.0 mA < I _Q < 150 mA, 6.0 V < V _I < 16 V	4.9	5.0	5.1	V
Output Voltage (3.3 V Version)	V _Q	1.0 mA < I _Q < 150 mA, 5.5 V < V _I < 16 V	3.23	3.3	3.37	V
Current Limit	I _Q	V _Q = 90% of V _{Qnom}	250	400	500	mA
Quiescent Current (I _q = I _I – I _Q)	I _q	INH ON, I _Q < 100 μA, T _J = 25°C	–	65	90	μA
Quiescent Current (I _q = I _I – I _Q)	I _q	INH ON, I _Q < 100 μA, T _J ≤ 125°C	–	65	95	μA
Quiescent Current (I _q = I _I – I _Q)	I _q	INH ON, I _Q = 10 mA	–	170	500	μA
Quiescent Current (I _q = I _I – I _Q)	I _q	INH ON, I _Q = 50 mA	–	0.7	2.0	mA
Quiescent Current (I _q = I _I – I _Q)	I _q	INH = 0 V, T _J = 25°C	–	–	1.0	μA
Dropout Voltage (Note 7)	V _{dr}	I _Q = 100 mA	–	0.22	0.50	V
Load Regulation	ΔV _Q	I _Q = 1.0 mA to 100 mA	–	5.0	30	mV
Line Regulation	ΔV _Q	V _I = 6.0 V to 28 V, I _Q = 1.0 mA	–	10	25	mV
Power Supply Ripple Rejection	PSRR	f _r = 100 Hz, V _r = 1.0 V _{pp} , I _Q = 100 mA	–	66	–	dB

Inhibit (INH)

Inhibit Off Voltage	V _{INHOFF}	V _Q < 0.1 V	–	–	0.8	V
Inhibit On Voltage 5.0 V Version 3.3 V Version	V _{INHON}	V _Q > 4.9 V V _Q > 3.23 V	3.5 3.5	– –	– –	V
Input Current	I _{INHON} I _{INHOFF}	INH = 5 V INH = 0 V	– –	3.0 0.5	10 2.0	μA

Reset (RO)

Switching Threshold 5.0 V Version 3.3 V Version	V _{RT}	–	4.50 2.96	4.64 3.04	4.80 3.16	V
Output Resistance	R _{RO}	–	10	20	40	kΩ
Reset Output Low Voltage 5.0 V Version 3.3 V Version	V _{RO}	V _Q = 4.5 V, Internal R _{RO} , I _{RO} = –1.0 mA V _Q = 2.96 V, Internal R _{RO} , I _{RO} = –1.0 mA	– –	0.17 0.17	0.40 0.40	V
Allowable External Reset Pullup Resistor	V _{ROext}	External Resistor to Q	5.6	–	–	kΩ
Delay Upper Threshold	V _{UD}	–	1.5	1.85	2.2	V
Delay Lower Threshold	V _{LD}	–	0.4	0.5	0.6	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. Only for 5 V version. Measured when the output voltage V_Q has dropped 100 mV from the nominal value obtained at V_I = 13.5 V.

NCV4299A

ELECTRICAL CHARACTERISTICS (continued) (–40°C < T_J < 150°C; V_I = 13.5 V unless otherwise noted.)

Characteristic	Symbol	Test Conditions	Min	Typ	Max	Unit
Reset (RO)						
Delay Output Low Voltage 5.0 V Version 3.3 V Version	V _{D,sat}	V _Q = 4.5 V, Internal R _{RO} V _Q = 2.96 V, Internal R _{RO}	– –	– 0.017	0.1 0.1	V
Delay Charge Current	I _D	V _D = 1.0 V	4.0	7.1	12	μA
Power On Reset Delay Time	t _d	C _D = 100 nF	17	28	35	ms
Reset Reaction Time	t _{RR}	C _D = 100 nF	0.5	2.2	4.0	μs
Reset Adjust Switching Threshold 5.0 V Version 3.3 V Version	V _{RADJ,TH}	V _Q = 3.5 V V _Q = 2.3 V	1.26 1.26	1.36 1.36	1.44 1.44	V

Input Voltage Sense (SI and SO)

Sense Input Threshold High	V _{SI,High}	–	1.34	1.45	1.54	V
Sense Input Threshold Low	V _{SI,Low}	–	1.26	1.36	1.44	V
Sense Input Hysteresis	–	(Sense Threshold High) – (Sense Threshold Low)	50	90	130	mV
Sense Input Current	I _{SI}	V _{SI} = 1.2 V	–1.0	0.1	1.0	μA
Sense Output Resistance	R _{SO}	–	10	20	40	kΩ
Sense Output Low Voltage	V _{SO}	V _{SI} = 1.2 V, V _I = 5.5 V, I _{SO} = 0 μA	–	0.1	0.4	V
Allowable External Sense Out Pullup Resistor	R _{SOext}	–	5.6	–	–	kΩ
SI High to SO High Reaction Time	t _{PSOLH}	R _{SOext} = 5.6 kΩ	–	1.3	8.0	μs
SI Low to SO Low Reaction Time	t _{PSOHL}	R _{SOext} = 5.6 kΩ	–	3.8	5.0	μs

THERMAL SHUTDOWN

Characteristic	Symbol	Test Conditions	Min	Typ	Max	Unit
Thermal Shutdown Temperature	T _{SD}	I _{out} = 100 μA	150	–	200	°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.




Figure 2. Measurement Circuit

TYPICAL PERFORMANCE CHARACTERISTICS – 5.0 V OPTION




Figure 3. Output Voltage vs. Junction Temperature




Figure 4. Output Voltage vs. Input Voltage




Figure 5. Charge Current vs. Junction Temperature




Figure 6. Drop Voltage vs. Output Current




Figure 7. Switching Voltage vs. Junction Temperature




Figure 8. Reset Adjust Switching Threshold vs. Junction Temperature




Figure 9. Sense Threshold vs. Junction Temperature




Figure 10. Output Current Limit vs. Input Voltage




Figure 11. Current Consumption vs. Junction Temperature




Figure 12. Current Consumption vs. Output Current




Figure 13. R_{RO} , R_{SO} Resistance vs. Junction Temperature




Figure 14. Current Consumption vs. Input Voltage

NCV4299A




Figure 15. Current Consumption vs. Input Voltage




Figure 16. Current Consumption vs. Input Voltage




Figure 17. Output Stability vs. Output Capacitor ESR

TYPICAL PERFORMANCE CHARACTERISTICS – 3.3 V OPTION




Figure 18. Current Consumption vs. Junction Temperature




Figure 19. Current Consumption vs. Output Current




Figure 20. Current Consumption vs. Input Voltage




Figure 21. Output Voltage vs. Junction Temperature




Figure 22. Current Consumption vs. Input Voltage




Figure 23. Output Current vs. Input Voltage

TYPICAL PERFORMANCE CHARACTERISTICS – 3.3 V OPTION




Figure 24. Output Voltage vs. Input Voltage




Figure 25. Current Consumption vs. Input Voltage




Figure 26. Reset Trigger Threshold vs. Junction Temperature




Figure 27. Sense Threshold vs. Junction Temperature




Figure 28. Switching Voltage vs. Junction Temperature




Figure 29. Reset Adjust Switching Threshold vs. Junction Temperature

TYPICAL PERFORMANCE CHARACTERISTICS – 3.3 V OPTION




Figure 30. Resistance vs. Junction Temperature




Figure 31. Charge Current vs. Junction Temperature




Figure 32. Output Capacitor ESR vs. Output Current

APPLICATION DESCRIPTION

NCV4299A

The NCV4299A is a family of precision micropower voltage regulators with an output current capability of 150 mA at 5.0 V and 3.3 V.

The output voltage is accurate within $\pm 2\%$ with a maximum dropout voltage of 0.5 V at 100 mA. Low quiescent current is a feature drawing only 65 μA with a 100 μA load. This part is ideal for any and all battery operated microprocessor equipment.

Microprocessor control logic includes an active reset output RO (with delay), and a SI/SO monitor which can be used to provide an early warning signal to the microprocessor of a potential impending reset signal. The use of the SI/SO monitor allows the microprocessor to finish any signal processing before the reset shuts the microprocessor down. Internal output resistors on the RO and SO pins pulling up to the output pin Q reduce external component count. An inhibit function is available on the 14-lead part. With inhibit active, the regulator turns off and the device consumes less than 1.0 μA of quiescent current.

The active reset circuit operates correctly at an output voltage as low as 1.0 V. The reset function is activated during the powerup sequence or during normal operation if the output voltage drops outside the regulation limits.

The reset threshold voltage can be decreased by the connection of an external resistor divider to the RADJ lead. The regulator is protected against reverse battery, short circuit, and thermal overload conditions. The device can withstand load dump transients making it suitable for use in automotive environments.

NCV4299A Circuit Description

The low dropout regulator in the NCV4299A uses a PNP pass transistor to give the lowest possible dropout voltage capability. The current is internally monitored to prevent oversaturation of the device and to limit current during over current conditions. Additional circuitry is provided to protect the device during overtemperature operation.

The regulator provides an output regulated to 2%.

Other features of the regulator include an undervoltage reset function and a sense circuit. The reset function has an adjustable time delay and an adjustable threshold level. The sense circuit trip level is adjustable and can be used as an early warning signal to the controller. An inhibit function that turns off the regulator and reduces the current consumption to less than 1.0 μA is a feature available in the 14 pin package.

Output Regulator

The output is controlled by a precision trimmed reference. The PNP output has saturation control for regulation while the input voltage is low, preventing oversaturation. Current limit and voltage monitors complement the regulator design to give safe operating signals to the processor and control circuits.

Stability Considerations


The input capacitor C_I is necessary for compensating input line reactance. Possible oscillations caused by input inductance and input capacitance can be damped by using a resistor of approximately 1.0 Ω in series with C_I .

The output or compensation capacitor helps determine three main characteristics of a linear regulator: startup delay, load transient response and loop stability.

The capacitor value and type should be based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR can cause instability. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (-25°C to -40°C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturer's data sheet usually provides this information.

The value for the output capacitor C_O shown in Figure 33 should work for most applications, however, it is not necessarily the optimized solution. Stability is guaranteed at values $C_O \geq 22 \mu\text{F}$ and an $\text{ESR} \leq 8.0 \Omega$ within the operating temperature range. Actual limits are shown in a graph in the typical performance characteristics section.

NCV4299A



*C₁ required if regulator is located far from the power supply filter.

**C_Q required for stability. Cap must operate at minimum temperature expected.

***This RC filter is only required when transients with slew rate in excess of 10 V/μs may be present on the $\overline{\text{INH}}$ voltage source during operation. The filter is not required when $\overline{\text{INH}}$ is connected to a noise-free DC voltage.

Figure 33. Test and Application Circuit Showing all Compensation and Sense Elements

Reset Output (RO)

A reset signal, Reset Output (RO, low voltage) is generated as the IC powers up. After the output voltage V_Q increases above the reset threshold voltage V_{RT} , the delay timer D is started. When the voltage on the delay timer V_D passes V_{UD} , the reset signal RO goes high. D pin voltage in steady state is typically 2.4 V. A discharge of the delay timer (V_D) is started when V_Q drops and stays below the reset

threshold voltage V_{RT} . When the voltage of the delay timer (V_D) drops below the lower threshold voltage V_{LD} , the reset output voltage V_{RO} is brought low to reset the processor.

The reset output RO is an open collector NPN transistor, controlled by a low voltage detection circuit. The circuit is functionally independent of the rest of the IC, thereby guaranteeing that RO is valid for V_Q as low as 1.0 V.




Figure 34. Reset Timing Diagram

Reset Adjust (RADJ)

The reset threshold V_{RT} can be decreased from a typical value of 4.64 V to as low as 3.5 V by using an external voltage divider connected from the Q lead to the pin RADJ, as shown in Figure 33. The resistor divider keeps the voltage above the $V_{RADJ,TH}$ (typ. 1.36 V), for the desired input voltages and overrides the internal threshold detector. Adjust the voltage divider according to the following relationship:

$$V_{THRES} = V_{RADJ,TH} \cdot (RADJ1 + RADJ2)/RADJ2 \quad (\text{eq. 1})$$

If the reset adjust option is not needed, the RADJ-pin should be connected to GND causing the reset threshold to go to its default value (typ. 4.64 V).

Reset Delay (D)

The reset delay circuit provides a delay (programmable by capacitor C_D) on the reset output RO lead. The delay lead D provides charge current I_D (typically 7.1 μA) to the external delay capacitor C_D during the following times:

1. During Powerup (once the regulation threshold has been exceeded).
2. After a reset event has occurred and the device is back in regulation. The delay capacitor is set to discharge when the regulation (V_{RT} , reset threshold voltage) has been violated. When the delay capacitor discharges to down to V_{LD} , the reset signal RO pulls low.

Setting the Delay Time

The delay time is set by the delay capacitor C_D and the charge current I_D . The time is measured by the delay capacitor voltage charging from the low level of $V_{D,sat}$ to the higher level V_{UD} . The time delay follows the equation:

$$t_d = [C_D (V_{UD} - V_{D,sat})] / I_D \quad (\text{eq. 2})$$

Example:

Using $C_D = 100 \text{ nF}$.

Use the typical value for $V_{D,sat} = 0.1 \text{ V}$.

Use the typical value for $V_{UD} = 1.85 \text{ V}$.

Use the typical value for Delay Charge Current $I_D = 7.1 \text{ } \mu\text{A}$.

$$t_d = [100 \text{ nF}(1.85 - 0.1 \text{ V})] / 7.1 \text{ } \mu\text{A} = 24.6 \text{ ms} \quad (\text{eq. 3})$$

When the output voltage V_Q drops below the reset threshold voltage V_{RT} , the voltage on the delay capacitor V_D starts to drop. The time it takes to drop below the lower threshold voltage of V_{LD} is the reset reaction time, t_{RR} . This time is typically $2.2 \text{ } \mu\text{s}$ for a delay capacitor of $0.1 \text{ } \mu\text{F}$. The reset reaction time can be estimated from the following relationship:

$$t_{RR} = 22 \text{ ns/nF} \times C_D \quad (\text{eq. 4})$$

Sense Input (SI)/Sense Output (SO) Voltage Monitor

An on-chip comparator is available to provide early warning to the microprocessor of a possible reset signal. The reset signal typically turns the microprocessor off instantaneously. This can cause unpredictable results with the microprocessor. The signal received from the SO pin will allow the microprocessor time to complete its present task before shutting down. This function is performed by a comparator referenced to the band gap voltage. The actual trip point can be programmed externally using a resistor divider to the input monitor (SI) (Figure 33). The typical threshold is 1.35 V on the SI Pin.

Signal Output

Figure 35 shows the SO Monitor waveforms as a result of the circuits depicted in Figure 33. As the output voltage V_Q falls, the monitor threshold $V_{SI,Low}$ is crossed. This causes the voltage on the SO output to go low sending a warning signal to the microprocessor that a reset signal may occur in a short period of time. $T_{WARNING}$ is the time the microprocessor has to complete the function it is currently working on and get ready for the reset shutdown signal. When the voltage on the SO goes low and the RO stays high the current consumption is typically $350 \text{ } \mu\text{A}$.




Figure 35. SO Warning Timing Waveform




Figure 36. Sense Timing Diagram

Calculating Power Dissipation in a Single Output Linear Regulator

The maximum power dissipation for a single output regulator is:

$$P_{D(max)} = [V_{I(max)} - V_{Q(min)}] I_{Q(max)} + V_{I(max)} I_q \quad (\text{eq. 5})$$

where:

$V_{I(max)}$ is the maximum input voltage,

$V_{Q(min)}$ is the minimum output voltage,

$I_{Q(max)}$ is the maximum output current for the application, and

I_q is the quiescent current the regulator consumes at $I_{Q(max)}$.

Once the value of $P_{D(max)}$ is known, the maximum permissible value of $R_{\theta JA}$ can be calculated:

$$R_{\theta JA} = (150^\circ\text{C} - T_A) / P_D \quad (\text{eq. 6})$$

The value of $R_{\theta JA}$ can then be compared with those in the package section of the data sheet. Those packages with $R_{\theta JA}$'s less than the calculated value in Equation 6 will keep the die temperature below 150°C. In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required. Thermal Resistance $R_{\theta JA}$ vs. Copper Area is shown in Figure 37.




Figure 37. Thermal Resistance $R_{\theta JA}$ vs. Copper Area

Heatsinks

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\theta JA}$:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CS} + R_{\theta SA} \quad (\text{eq. 7})$$

where:

$R_{\theta JC}$ = the junction-to-case thermal resistance,
 $R_{\theta CS}$ = the case-to-heatsink thermal resistance, and
 $R_{\theta SA}$ = the heatsink-to-ambient thermal resistance.

$R_{\theta JC}$ appears in the package section of the data sheet. Like $R_{\theta JA}$, it too is a function of package type. $R_{\theta CS}$ and $R_{\theta SA}$ are functions of the package type, heatsink and the interface between them. These values appear in heatsink data sheets of heatsink manufacturers. Thermal, mounting, and heatsinking are discussed in the ON Semiconductor application note AN1040/D, available on the ON Semiconductor website.

NCV4299A

SOIC 14 LEAD




Figure 38. Transient Thermal Response Simulation to a Single Pulse 1 oz (Log-Log)




Figure 39. Transient Thermal Response Simulation to a Single Pulse with Duty Cycles Applied (Log-Log)
(PCB = 50 mm² 1 oz)






Figure 40. Transient Thermal Response Simulation to a Single Pulse with Duty Cycles Applied (Log-Log)
(PCB = 250 mm² 1 oz)

NCV4299A

TSSOP 14 LEAD



**Figure 41. Transient Thermal Response Simulation to a Single Pulse with Duty Cycles Applied (Log-Log)
(PCB = 50 mm² 1 oz)**




**Figure 42. Transient Thermal Response Simulation to a Single Pulse with Duty Cycles Applied (Log-Log)
(PCB = 250 mm² 1 oz)**

ORDERING INFORMATION




Device	Package	Shipping [†]
NCV4299AD233R2G	SO-14 (Pb-Free)	2500 / Tape & Reel
NCV4299AD250R2G	SO-14 (Pb-Free)	2500 / Tape & Reel
NCV4299APA50R2G	TSSOP-14 EP (Pb-Free)	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



SOIC-14 NB
CASE 751A-03
ISSUE L

DATE 03 FEB 2016




NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	1.35	1.75	0.054	0.068
A1	0.10	0.25	0.004	0.010
A3	0.19	0.25	0.008	0.010
b	0.35	0.49	0.014	0.019
D	8.55	8.75	0.337	0.344
E	3.80	4.00	0.150	0.157
e	1.27 BSC		0.050 BSC	
H	5.80	6.20	0.228	0.244
h	0.25	0.50	0.010	0.019
L	0.40	1.25	0.016	0.049
M	0°	7°	0°	7°


SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC
MARKING DIAGRAM*



XXXXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot
Y = Year
WW = Work Week
G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-14 NB	PAGE 1 OF 2

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-14
CASE 751A-03
ISSUE L

DATE 03 FEB 2016

STYLE 1:
PIN 1. COMMON CATHODE
2. ANODE/CATHODE
3. ANODE/CATHODE
4. NO CONNECTION
5. ANODE/CATHODE
6. NO CONNECTION
7. ANODE/CATHODE
8. ANODE/CATHODE
9. ANODE/CATHODE
10. NO CONNECTION
11. ANODE/CATHODE
12. ANODE/CATHODE
13. NO CONNECTION
14. COMMON ANODE

STYLE 2:
CANCELLED

STYLE 3:
PIN 1. NO CONNECTION
2. ANODE
3. ANODE
4. NO CONNECTION
5. ANODE
6. NO CONNECTION
7. ANODE
8. ANODE
9. ANODE
10. NO CONNECTION
11. ANODE
12. ANODE
13. NO CONNECTION
14. COMMON CATHODE

STYLE 4:
PIN 1. NO CONNECTION
2. CATHODE
3. CATHODE
4. NO CONNECTION
5. CATHODE
6. NO CONNECTION
7. CATHODE
8. CATHODE
9. CATHODE
10. NO CONNECTION
11. CATHODE
12. CATHODE
13. NO CONNECTION
14. COMMON ANODE

STYLE 5:
PIN 1. COMMON CATHODE
2. ANODE/CATHODE
3. ANODE/CATHODE
4. ANODE/CATHODE
5. ANODE/CATHODE
6. NO CONNECTION
7. COMMON ANODE
8. COMMON CATHODE
9. ANODE/CATHODE
10. ANODE/CATHODE
11. ANODE/CATHODE
12. ANODE/CATHODE
13. NO CONNECTION
14. COMMON ANODE


STYLE 6:
PIN 1. CATHODE
2. CATHODE
3. CATHODE
4. CATHODE
5. CATHODE
6. CATHODE
7. CATHODE
8. ANODE
9. ANODE
10. ANODE
11. ANODE
12. ANODE
13. ANODE
14. ANODE

STYLE 7:
PIN 1. ANODE/CATHODE
2. COMMON ANODE
3. COMMON CATHODE
4. ANODE/CATHODE
5. ANODE/CATHODE
6. ANODE/CATHODE
7. ANODE/CATHODE
8. ANODE/CATHODE
9. ANODE/CATHODE
10. ANODE/CATHODE
11. COMMON CATHODE
12. COMMON ANODE
13. ANODE/CATHODE
14. ANODE/CATHODE

STYLE 8:
PIN 1. COMMON CATHODE
2. ANODE/CATHODE
3. ANODE/CATHODE
4. NO CONNECTION
5. ANODE/CATHODE
6. ANODE/CATHODE
7. COMMON ANODE
8. COMMON ANODE
9. ANODE/CATHODE
10. ANODE/CATHODE
11. NO CONNECTION
12. ANODE/CATHODE
13. ANODE/CATHODE
14. COMMON CATHODE

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-14 NB	PAGE 2 OF 2








onsemi and **onsemi** are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.



SCALE 1:1

TSSOP-14 EP
CASE 948AW
ISSUE C

DATE 09 OCT 2012


RECOMMENDED
SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.07 mm MAX. AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD IS 0.07.
4. DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER SIDE. DIMENSION D IS DETERMINED AT DATUM H.
5. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.25 mm PER SIDE. DIMENSION E1 IS DETERMINED AT DATUM H.
6. DATUMS A AND B ARE DETERMINED AT DATUM H.
7. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
8. SECTION B-B TO BE DETERMINED AT 0.10 TO 0.25 mm FROM THE LEAD TIP.

MILLIMETERS		
DIM	MIN	MAX
A	---	1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
b1	0.19	0.25
c	0.09	0.20
c1	0.09	0.16
D	4.90	5.10
D2	3.09	3.62
E	6.40 BSC	
E1	4.30	4.50
E2	2.69	3.22
e	0.65 BSC	
L	0.45	0.75
L2	0.25 BSC	
M	0°	8°

GENERIC
MARKING DIAGRAM*


- XXXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
▪ = Pb-Free Package
(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present.

DOCUMENT NUMBER:	98AON66474E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	TSSOP-14 EP, 5.0X4.4	PAGE 1 OF 1

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales