## Linear Voltage Regulator, LDO, 150 mA

The NCV4299 is a family of precision micropower voltage regulators with an output current capability of 150 mA. It is available in 5.0 V or 3.3 V output voltage, and is housed in an 8–lead SOIC and in a 14–lead SOIC (fused) package.

The output voltage is accurate within  $\pm 2\%$  with a maximum dropout voltage of 0.5 V at 100 mA. Low Quiescent current is a feature drawing only 90  $\mu$ A with a 1 mA load. This part is ideal for any and all battery operated microprocessor equipment.

The device features microprocessor interfaces including an adjustable reset output and adjustable system monitor to provide shutdown early warning. An inhibit function is available on the 14 –lead part. With inhibit active, the regulator turns off and the device consumes less than 1.0  $\mu$ A of quiescent current.

The part can withstand load dump transients making it suitable for use in automotive environments.


#### Features

- 5.0 V, 3.3 V ± 2%, 150 mA
- Extremely Low Current Consumption
  - 90 µA (Typ) in the ON Mode
  - $< 1.0 \ \mu A$  in the Off Mode
- Early Warning
- Reset Output Low Down to  $V_Q = 1.0 V$
- Adjustable Reset Threshold
- Wide Temperature Range
- Fault Protection
  - 60 V Peak Transient Voltage
  - ♦ -40 V Reverse Voltage
  - Short Circuit
  - Thermal Overload
- Internally Fused Leads in the SO-14 Package
- Inhibit Function with µA Current Consumption in the Off Mode
- NCV Prefix for Automotive and Other Applications Requiring Site and Change Control
- These are Pb–Free Devices




## **ON Semiconductor®**


http://onsemi.com



А	= Assembly Location
L, WL	= Wafer Lot
Y	= Year
W, WW	= Work Week
G or ∎	= Pb-Free Package

## **PIN CONNECTIONS**





## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 21 of this data sheet.




Figure 1. SO-8 Simplified Block Diagram

## **PIN FUNCTION DESCRIPTION - SO-8 PACKAGE**

Pin	Symbol	Description
1	I	Input. Battery Supply Input Voltage. Bypass directly to GND with ceramic capacitor.
2	SI	Sense Input. Can provide an early warning signal of an impending reset condition when used with SO. Connect to Q if not used.
3	RADJ	Reset Adjust. Use resistor divider to Q to adjust reset threshold lower. Connect to GND if not used.
4	D	Reset Delay. Connect external capacitor to ground to set delay time.
5	GND	Ground.
6	RO	Reset Output. NPN collector output with internal 20 k $\Omega$ pullup to Q. Notifies user of out of regulation condition. Leave open if not used.
7	SO	Sense Output. NPN collector output with internal 20 k $\Omega$ pullup to Q. Can be used to provide early warning of an impending reset condition. Leave open if not used.
8	Q	5.0 V, 3.3 V, $\pm 2$ %, 150 mA output. Use 22 $\mu\text{F}$ , ESR $<5.0~\Omega$ to ground.




Figure 2. SO-14 Simplified Block Diagram

## **PIN FUNCTION DESCRIPTION - SO-14 PACKAGE**

Pin	Symbol	Description
1	RADJ	Reset Adjust. Use resistor divider to Q to adjust reset threshold lower. Connect to GND if not used.
2	D	Reset Delay. Connect external capacitor to ground to set delay time.
3	GND	Ground.
4	GND	Ground.
5	GND	Ground.
6	ĪNĦ	Inhibit. Connect to I if not needed. A high turns the regulator on. Use a low pass filter if transients with slew rate in excess of 10 V/ms may be present on this pin during operation. See Figure 40 for details.
7	RO	Reset Output. NPN collector output with internal 20 k $\Omega$ pullup to Q. Notifies user of out of regulation condition.
8	SO	Sense Output. NPN collector output with internal 20 k $\Omega$ pullup to Q. Can be used to provide early warning of an impending reset condition.
9	Q	5.0 V, 3.3 V, $\pm$ 2%, 150 mA output. Use 22 $\mu\text{F},$ ESR $<$ 5.0 $\Omega$ to ground.
10	GND	Ground.
11	GND	Ground.
12	GND	Ground.
13		Input. Battery Supply Input Voltage.
14	SI	Sense Input. Can provide an early warning signal of an impending reset condition when used with SO.

## MAXIMUM RATINGS

Rating	Symbol	Min	Max	Unit
Input Voltage to Regulator (DC)	VI	-40	45	V
Input Peak Transient Voltage to Regulator wrt GND	-	-	60	V
Inhibit (INH) (Note 1)	VINH	-40	45	V
Sense Input (SI)	V <sub>SI</sub>	-0.3	45	V
Sense Input (SI)	I <sub>SI</sub>	-1.0	1.0	mA
Reset Threshold (RADJ)	V <sub>RADJ</sub>	-0.3	7.0	V
Reset Threshold (RADJ)	I <sub>RADJ</sub>	-10	10	mA
Reset Delay (D)	V <sub>D</sub>	-0.3	7.0	V
Reset Output (RO)	V <sub>RO</sub>	-0.3	7.0	V
Sense Output (SO)	V <sub>SO</sub>	-0.3	7.0	V
Output (Q)	V <sub>Q</sub>	-0.3	16	V
Output (Q)	۱ <sub>Q</sub>	-5.0	-	mA
ESD Capability, Human Body Model (Note 3)	ESD <sub>HB</sub>	2.0	_	kV
ESD Capability, Machine Model (Note 3)	ESD <sub>MM</sub>	200	-	V
ESD Capability, Charged Device Model (Note 3)	ESD <sub>CDM</sub>	1.0	-	kV
Junction Temperature	TJ	-	150	°C
Storage Temperature	T <sub>stg</sub>	-50	150	°C

## **OPERATING RANGE**

Input Voltage 5.0 V Version 3.3 V Version	VI	4.5 4.4	45 45	V
Junction Temperature	TJ	-40	150	°C

## LEAD TEMPERATURE SOLDERING REFLOW (Note 2)

Reflow (SMD styles only), lead free 60s-150 sec above 217, 40 sec max at peak	T <sub>SLD</sub>	-	265 Pk	°C
Moisture Sensitivity Level	MSL	Le	evel 1	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
 14 pin package only.
 Per IPC / JEDEC J-STD-020C.

This device series incorporates ESD protection and is tested by the following methods: ESD HBM tested per AEC-Q100-002 (EIA/JESD22-A114) ESD MM tested per AEC-Q100-003 (EIA/JESD22-A115)

ESD CDM tested per EIA/JES D22/C101, Field Induced Charge Model.

## **THERMAL CHARACTERISTICS**

	Characteristic	Test Conditions (Typical Value)			Unit
		Note 4	Note 5	Note 6	
SO-8	Junction–to–Tab (ψ <sub>JLx</sub> , θ <sub>JLx</sub> ) Junction–to–Ambient (R <sub>θJA</sub> , θ <sub>JA</sub> )	54 172	52 144	48 118	°C/W
SO-14	Junction–to–Tab (ψ <sub>JLx</sub> , θ <sub>JLx</sub> ) Junction–to–Ambient (R <sub>θJA</sub> , θ <sub>JA</sub> )	19 112	21 89	20 67	°C/W

2 oz Copper, 50 mm sq Copper area, 1.5 mm thick FR4
 2 oz Copper, 150 mm sq Copper area, 1.5 mm thick FR4
 2 oz Copper, 500 mm sq Copper area, 1.5 mm thick FR4

## **ELECTRICAL CHARACTERISTICS** ( $-40^{\circ}C < T_J < 150^{\circ}C$ ; V<sub>1</sub> = 13.5 V unless otherwise noted.)

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Output Q						
Output Voltage (5.0 V Version)	V <sub>Q</sub>	1.0 mA < $I_Q$ < 150 mA, 6.0 V < $V_I$ < 16 V	4.9	5.0	5.1	V
Output Voltage (3.3 V Version)	V <sub>Q</sub>	1.0 mA < $I_Q$ < 150 mA, 5.5 V < $V_I$ < 16 V	3.23	3.3	3.37	V
Current Limit	Ι <sub>Q</sub>	-	250	400	500	mA
Quiescent Current ( $I_q = I_l - I_Q$ )	۱ <sub>q</sub>	$\overline{\text{INH}}$ ON, $I_Q$ < 1.0 mA, $T_J$ = 25°C	-	86	100	μA
Quiescent Current ( $I_q = I_l - I_Q$ )	۱ <sub>q</sub>	INH ON, I <sub>Q</sub> < 1.0 mA	-	90	105	μA
Quiescent Current ( $I_q = I_l - I_Q$ )	۱ <sub>q</sub>	INH ON, I <sub>Q</sub> = 10 mA	-	170	500	μA
Quiescent Current ( $I_q = I_l - I_Q$ )	۱ <sub>q</sub>	INH ON, I <sub>Q</sub> = 50 mA	-	0.7	2.0	mA
Quiescent Current ( $I_q = I_l - I_Q$ )	۱ <sub>q</sub>	$\overline{\text{INH}} = 0 \text{ V}, \text{ T}_{\text{J}} = 25^{\circ}\text{C}$	-	-	1.0	μA
Dropout Voltage (Note 7)	V <sub>dr</sub>	I <sub>Q</sub> = 100 mA	-	0.22	0.50	V
Load Regulation	$\Delta V_Q$	I <sub>Q</sub> = 1.0 mA to 100 mA	-	5.0	30	mV
Line Regulation	$\Delta V_Q$	$V_{I} = 6.0 \text{ V to } 28 \text{ V}, I_{Q} = 1.0 \text{ mA}$	-	10	25	mV
Power Supply Ripple Rejection	PSRR	fr = 100 Hz, Vr = 1.0 Vpp, I <sub>Q</sub> = 100 mA	-	66	_	dB
Inhibit (INH) (14 Pin Package Only)						
Inhibit Off Voltage	VINHOFF	V <sub>Q</sub> < 1.0 V	-	-	0.8	V
Inhibit On Voltage 5.0 V Version 3.3 V Version	VINHON	V <sub>Q</sub> > 4.85 V V <sub>Q</sub> > 3.2 V	3.5 3.5			V
Input Current	I <u>inhon</u> I <mark>inhoff</mark>	INH ON INH = 0 V	-	3.0 0.5	10 2.0	μA
Reset (RO)						
Switching Threshold 5.0 V Version 3.3 V Version	V <sub>RT</sub>	-	4.50 2.96	4.64 3.04	4.80 3.16	V
Output Resistance	R <sub>RO</sub>	-	10	20	40	kΩ
Reset Output Low Voltage 5.0 V Version 3.3 V Version	V <sub>RO</sub>	Q < 4.5 V, Internal R <sub>RO</sub> , I <sub>RO</sub> = -1.0 mA Q < 2.96 V, Internal R <sub>RO</sub> , I <sub>RO</sub> = -1.0 mA		0.17 0.17	0.40 0.40	V
Allowable External Reset Pullup Resistor	V <sub>ROext</sub>	External Resistor to Q	5.6	-	-	kΩ
Delay Upper Threshold	V <sub>UD</sub>	-	1.5	1.85	2.2	V
Delay Lower Threshold	V <sub>LD</sub>	_	0.4	0.5	0.6	V

7. Measured when the output voltage  $V_Q$  has dropped 100 mV from the nominal value obtained at  $V_I$  = 13.5 V.

<b>ELECTRICAL CHARACTERISTICS</b>	(continued)	(−40°C < T	」< 150°C; V	= 13.5 V unless otherwise noted.)
-----------------------------------	-------------	------------	-------------	-----------------------------------

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Reset (RO)						
Delay Output Low Voltage 5.0 V Version 3.3 V Version	V <sub>D,sat</sub>	Q < 4.5 V, Internal R <sub>RO</sub> Q < 2.96 V, Internal R <sub>RO</sub>		0.017	0.1 0.1	V
Delay Charge Current 5.0 V Version 3.3 V Version	Ι <sub>D</sub>	Q < 4.5 V, Internal R <sub>RO</sub> , V <sub>D</sub> = 1.0 V Q < 2.96 V, Internal R <sub>RO</sub> , V <sub>D</sub> = 1.0 V	4.0	7.1 -	12 -	μΑ
Power On Reset Delay Time	t <sub>d</sub>	C <sub>D</sub> = 100 nF	17	28	35	ms
Reset Reaction Time	t <sub>RR</sub>	C <sub>D</sub> = 100 nF	0.5	2.2	4.0	μs
Reset Adjust Switching Threshold 5.0 V Version 3.3 V Version	V <sub>RADJ,TH</sub>	Q > 3.5 V Q > 2.3 V	1.26 _	1.36 -	1.44 _	V
Input Voltage Sense (SI and SO)		•				
Sense Input Threshold High	V <sub>SI,High</sub>	-	1.34	1.45	1.54	V
Sense Input Threshold Low	V <sub>SI,Low</sub>	-	1.26	1.36	1.44	V
Sense Input Hysteresis	-	(Sense Threshold High) – (Sense Threshold Low)	50	90	130	mV
Sense Input Current	I <sub>SI</sub>	-	-1.0	0.1	1.0	μA
Sense Output Resistance	R <sub>SO</sub>	-	10	20	40	kΩ
Sense Output Low Voltage	V <sub>SO</sub>	$V_{SI}$ < 1.20 V, $V_{I}$ > 4.2 V, $I_{SO}$ = 0 $\mu$ A	-	0.1	0.4	V
Allowable External Sense Out Pullup Resistor	R <sub>SOext</sub>	_	5.6	-	-	kΩ
SI High to SO High Reaction Time	t <sub>PSOLH</sub>	-	-	4.4	8.0	μs
SI Low to SO Low Reaction Time	t <sub>PSOHL</sub>	-	-	3.8	5.0	μs





Figure 3. Measurement Circuit



## **TYPICAL PERFORMANCE CHARACTERISTICS – 5.0 V OPTION**





Figure 5. Output Voltage vs. Input Voltage



 $V_{I} = 13.5 V$ 

 $V_D = 1 V$ 

 $R_L = 5 \ k\Omega$ 

140


8.0

ID, CHARGE CURRENT (µA)

7

6.0

-40 -20





Temperature

60


TJ, JUNCTION TEMPERATURE (°C)

80 100 120


20 40


0





Junction Temperature












Figure 18. Output Stability vs. Output Capacitor ESR

## **TYPICAL PERFORMANCE CHARACTERISTICS – 3.3 V OPTION**









#### **APPLICATION DESCRIPTION**

#### NCV4299

The NCV4299 is a family of precision micropower voltage regulators with an output current capability of 150 mA at 5.0 V and 3.3 V.

The output voltage is accurate within  $\pm 2\%$  with a maximum dropout voltage of 0.5 V at 100 mA. Low quiescent current is a feature drawing only 90  $\mu$ A with a 100  $\mu$ A load. This part is ideal for any and all battery operated microprocessor equipment.

Microprocessor control logic includes an active reset output RO (with delay), and a SI/SO monitor which can be used to provide an early warning signal to the microprocessor of a potential impending reset signal. The use of the SI/SO monitor allows the microprocessor to finish any signal processing before the reset shuts the microprocessor down. Internal output resistors on the RO and SO pins pulling up to the output pin Q reduce external component count. An inhibit function is available on the 14–lead part. With inhibit active, the regulator turns off and the device consumes less that 1.0  $\mu$ A of quiescent current.

The active reset circuit operates correctly at an output voltage as low as 1.0 V. The reset function is activated during the powerup sequence or during normal operation if the output voltage drops outside the regulation limits.

The reset threshold voltage can be decreased by the connection of an external resistor divider to the RADJ lead. The regulator is protected against reverse battery, short circuit, and thermal overload conditions. The device can withstand load dump transients making it suitable for use in automotive environments.

#### **NCV4299 Circuit Description**

The low dropout regulator in the NCV4299 uses a PNP pass transistor to give the lowest possible dropout voltage capability. The current is internally monitored to prevent oversaturation of the device and to limit current during over current conditions. Additional circuitry is provided to protect the device during overtemperature operation.

The regulator provides an output regulated to 2%.

Other features of the regulator include an undervoltage reset function and a sense circuit. The reset function has an adjustable time delay and an adjustable threshold level. The sense circuit trip level is adjustable and can be used as an early warning signal to the controller. An inhibit function that turns off the regulator and reduces the current consumption to less than  $1.0 \,\mu\text{A}$  is a feature available in the 14 pin package.

#### **Output Regulator**

The output is controlled by a precision trimmed reference. The PNP output has saturation control for regulation while the input voltage is low, preventing oversaturation. Current limit and voltage monitors complement the regulator design to give safe operating signals to the processor and control circuits.


#### Stability Considerations

The input capacitor  $C_I$  is necessary for compensating input line reactance. Possible oscillations caused by input inductance and input capacitance can be damped by using a resistor of approximately 1.0  $\Omega$  in series with  $C_I$ .


The output or compensation capacitor helps determine three main characteristics of a linear regulator: startup delay, load transient response and loop stability.


The capacitor value and type should be based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR can cause instability. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures ( $-25^{\circ}$ C to  $-40^{\circ}$ C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturer's data sheet usually provides this information.

The value for the output capacitor  $C_Q$  shown in Figures 39 and 40 should work for most applications, however, it is not necessarily the optimized solution. Stability is guaranteed at values  $C_Q \ge 22 \ \mu F$  and an ESR  $\le 5.0 \ \Omega$  within the operating temperature range. Actual limits are shown in a graph in the typical performance characteristics section.



 $C_1$  required if regulator is located far from the power supply filter. \*\*C<sub>0</sub> required for stability. Cap must operate at minimum temperature expected.





\*C<sub>I</sub> required if regulator is located far from the power supply filter.

\*\*C<sub>Q</sub> required for stability. Cap must operate at minimum temperature expected.

\*\*\*This RC filter is only required when transients with slew rate in excess of 10 V/ms may be present on the INH voltage source during operation. The filter is not required when INH is connected to a noise-free DC voltage.

Figure 40. Test and Application Circuit Showing all Compensation and Sense Elements for the 14 Pin Package Part with Inhibit Function

#### Reset Output (RO)

A reset signal, Reset Output (RO, low voltage) is generated as the IC powers up. After the output voltage  $V_Q$ increases above the reset threshold voltage  $V_{RT}$ , the delay timer D is started. When the voltage on the delay timer  $V_D$ passes  $V_{UD}$ , the reset signal RO goes high. A discharge of the delay timer ( $V_D$ ) is started when  $V_Q$  drops and stays below the reset threshold voltage  $V_{RT}$ . When the voltage of the delay timer  $(V_D)$  drops below the lower threshold voltage  $V_{LD}$ , the reset output voltage  $V_{RO}$  is brought low to reset the processor.

The reset output RO is an open collector NPN transistor, controlled by a low voltage detection circuit. The circuit is functionally independent of the rest of the IC, thereby guaranteeing that RO is valid for  $V_O$  as low as 1.0 V.




Figure 41. Reset Timing Diagram

#### Reset Adjust (RADJ)

The reset threshold  $V_{RT}$  can be decreased from a typical value of 4.64 V to as low as 3.5 V by using an external voltage divider connected from the Q lead to the pin RADJ, as shown in Figures 39 and 40. The resistor divider keeps the voltage above the  $V_{RADJ,TH}$ , (typ. 1.36 V), for the desired input voltages and overrides the internal threshold detector. Adjust the voltage divider according to the following relationship:

$$VTHRES = VRADJ, TH \cdot (RADJ1 + RADJ2)/RADJ2$$
(eq. 1)

If the reset adjust option is not needed, the RADJ-pin should be connected to GND causing the reset threshold to go to its default value (typ. 4.64 V).

#### **Reset Delay (D)**

The reset delay circuit provides a delay (programmable by capacitor  $C_D$ ) on the reset output RO lead. The delay lead D provides charge current  $I_D$  (typically 7.1  $\mu$ A) to the external delay capacitor  $C_D$  during the following times:

- 1. During Powerup (once the regulation threshold has been exceeded).
- 2. After a reset event has occurred and the device is back in regulation. The delay capacitor is set to discharge when the regulation ( $V_{RT}$ , reset threshold voltage) has been violated. When the delay capacitor discharges to down to  $V_{LD}$ , the reset signal RO pulls low.

#### Setting the Delay Time

The delay time is set by the delay capacitor  $C_D$  and the charge current  $I_D$ . The time is measured by the delay capacitor voltage charging from the low level of  $V_{D,sat}$  to the higher level  $V_{UD}$ . The time delay follows the equation:

$$t_d = [C_D (V_{UD} - V_{D, sat})]/I_D \qquad (eq. 2)$$

Example:

Using  $C_D = 100$  nF. Use the typical value for  $V_{D,sat} = 0.1$  V.

Use the typical value for  $V_{UD} = 1.85$  V.

Use the typical value for Delay Charge Current  $I_D = 7.1 \,\mu$ A.

 $t_d = [100 \text{ nF}(1.85-0.1 \text{ V})]/7.1 \ \mu\text{A} = 24.6 \text{ ms}$  (eq. 3)

When the output voltage  $V_Q$  drops below the reset threshold voltage  $V_{RT}$ , the voltage on the delay capacitor  $V_D$ starts to drop. The time it takes to drop below the lower threshold voltage of  $V_{LD}$  is the reset reaction time,  $t_{RR}$ . This time is typically 2.2 µs for a delay capacitor of 0.1 µF. The reset reaction time can be estimated from the following relationship:

$$t_{RR} = 22 \text{ ns/nF} \times C_D$$
 (eq. 4)




Figure 42. SO Warning Timing Waveform

## Calculating Power Dissipation in a Single Output Linear Regulator

The maximum power dissipation for a single output regulator is:

$$PD(max) = [VI(max)-VQ(min)] IQ(max) + VI(max)Iq$$
(eq. 5)

where:

V<sub>I(max)</sub> is the maximum input voltage,

 $V_{Q(min)}$  is the minimum output voltage,

 $I_{Q\left(max\right)}$  is the maximum output current for the application, and

#### Sense Input (SI)/Sense Output (SO) Voltage Monitor

An on-chip comparator is available to provide early warning to the microprocessor of a possible reset signal. The reset signal typically turns the microprocessor off instantaneously. This can cause unpredictable results with the microprocessor. The signal received from the SO pin will allow the microprocessor time to complete its present task before shutting down. This function is performed by a comparator referenced to the band gap voltage. The actual trip point can be programmed externally using a resistor divider to the input monitor (SI) (Figures 39 and 40). The typical threshold is 1.35 V on the SI Pin.

#### Signal Output

Figure 42 shows the SO Monitor waveforms as a result of the circuits depicted in Figures 39 and 40. As the output voltage  $V_Q$  falls, the monitor threshold  $V_{SI,Low}$  is crossed. This causes the voltage on the SO output to go low sending a warning signal to the microprocessor that a reset signal may occur in a short period of time.  $T_{WARNING}$  is the time the microprocessor has to complete the function it is currently working on and get ready for the reset shutdown signal.




Figure 43. Sense Timing Diagram

 $I_q$  is the quiescent current the regulator consumes at  $I_{Q(max)}$ .

Once the value of  $P_{D(max)}$  is known, the maximum permissible value of  $R_{\theta JA}$  can be calculated:

$$R_{\theta}JA = (150^{\circ}C - T_{A})/P_{D} \qquad (eq. 6)$$

The value of  $R_{\theta JA}$  can then be compared with those in the package section of the data sheet. Those packages with  $R_{\theta JA}$ 's less than the calculated value in Equation 6 will keep the die temperature below 150°C. In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.

## Heatsinks

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of  $R_{\theta JA}$ :

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CS} + R_{\theta SA} \qquad (eq. 7)$$

where:

 $R_{\theta JC}$  = the junction-to-case thermal resistance,  $R_{\theta CS}$  = the case-to-heatsink thermal resistance, and

 $R_{\theta SA}$  = the heatsink-to-ambient thermal resistance.

 $R_{\theta JC}$  appears in the package section of the data sheet. Like  $R_{\theta JA}$ , it too is a function of package type.  $R_{\theta CS}$  and  $R_{\theta SA}$  are functions of the package type, heatsink and the interface between them. These values appear in heatsink data sheets of heatsink manufacturers. Thermal, mounting, and heatsinking are discussed in the ON Semiconductor application note AN1040/D, available on the ON Semiconductor website.






Figure 44. Transient Thermal Response Simulation to a Single Pulse 1 oz (Log-Log)







Figure 45. Transient Thermal Response Simulation to a Single Pulse with Duty Cycles Applied (Log-Log) (PCB = 50 mm<sup>2</sup> 1 oz)










Figure 47. Transient Thermal Response Simulation to a Single Pulse 1 oz (Log-Log)






Figure 48. Transient Thermal Response Simulation to a Single Pulse with Duty Cycles Applied (Log-Log) (PCB = 50 mm<sup>2</sup> 1 oz)





## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCV4299D1G	SO-8 (Pb-Free)	98 Units/Rail
NCV4299D1R2G	SO-8 (Pb-Free)	2500 Tape & Reel
NCV4299D2G	SO-14 (Pb-Free)	55 Units/Rail
NCV4299D2R2G	SO-14 (Pb-Free)	2500 Tape & Reel
NCV4299D233G	SO-14 (Pb-Free)	55 Units/Rail
NCV4299D233R2G	SO-14 (Pb-Free)	2500 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# onsemi



\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	64B Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2			
the right to make changes without furth purpose, nor does <b>onsemi</b> assume as	er notice to any products herein. <b>onsemi</b> make ny liability arising out of the application or use	LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other cour es no warranty, representation or guarantee regarding the suitability of its pr- of any product or circuit, and specifically disclaims any and all liability, incl e under its patent rights nor the rights of others.	roducts for any particular			

#### SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. COLLECTOR, #2 4 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2

SOURCE 1/DRAIN 2

7.

8. GATE 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

# onsemi



\*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## **STYLES ON PAGE 2**

 
 DOCUMENT NUMBER:
 98ASB42565B
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 SOIC-14 NB
 PAGE 1 OF 2

 onsemi and ONSEMi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi axis me any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

#### SOIC-14 CASE 751A-03 ISSUE L

## DATE 03 FEB 2016

STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 2: CANCELLED	STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE	STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE
STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE	STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 7. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON CATHODE 13. ANODE/CATHODE 14. ANODE/CATHODE	STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE

DESCRIPTION: SOIC-14 NB PAGE 2 OF	DOCUMENT NUMBER:	98ASB42565B	BE Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
	DESCRIPTION:	SOIC-14 NB		PAGE 2 OF 2	

onsemi and ONSEMI: are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>