High Side Gate Driver

130 V, 2.0 A / 3.0 A

Product Preview

NCP51313

NCP51313 is a 130 V high side driver with 2.0 A source and 3.0 A sink drive capability for DC–DC power supplies and inverters. NCP51313 offers best in class propagation delay, low quiescent current and low switching current at high frequencies of operation. This device is tailored for highly efficient power supplies operating at high frequencies. NCP51313 is offered in two versions, NCP51313A/B. NCP51313A has a typical 50 ns propagation delay, while NCP51313B has a typical propagation delay of 20 ns. NCP51313 comes in standard SO8 package.

Features

- High Voltage Range: Up to 130 V
- NCP51313A: Typical 50 ns Propagation Delay
- NCP51313B: Typical 20 ns Propagation Delay
- Very Low Quiescent and Operating Currents
- Typ 11 ns Rise / 10 ns Fall Time under 1 nF Load
- 2.0 A Source / 3.0 A Sink Currents
- Under-Voltage Lockout for VCC and VB
- 3.3 V and 5 V Input Logic Compatible
- High dv/dt Immunity up to 50 V/ns
- High Negative Transient Immunity on Bridge Pin
- These are Pb–Free Devices

Applications

- DC–DC Converters
- Class–D Audio Amplifiers
- Motor Controls

This document contains information on a product under development. onsemi reserves the right to change or discontinue this product without notice.
Table 1. PIN DESCRIPTION SO8 PACKAGE

<table>
<thead>
<tr>
<th>Pin Out SO8</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VCC</td>
<td>Logic supply</td>
</tr>
<tr>
<td>2</td>
<td>IN</td>
<td>Input</td>
</tr>
<tr>
<td>3</td>
<td>NC</td>
<td>Not connected</td>
</tr>
<tr>
<td>4</td>
<td>GND</td>
<td>Ground reference</td>
</tr>
<tr>
<td>5</td>
<td>NC</td>
<td>Not connected</td>
</tr>
<tr>
<td>6</td>
<td>HB</td>
<td>High side supply return</td>
</tr>
<tr>
<td>7</td>
<td>HO</td>
<td>High side output</td>
</tr>
<tr>
<td>8</td>
<td>VB</td>
<td>High side voltage supply</td>
</tr>
</tbody>
</table>

Figure 1. Pinout

Figure 2. Typical Application Schematic
Figure 3. Internal Block Diagram for NCP51313

Table 2. ABSOLUTE MAXIMUM RATINGS (All voltages are referenced to GND pin)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Rating</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{CC}$</td>
<td>Input Voltage Range</td>
<td>$-0.3$ to $20$</td>
<td>V</td>
</tr>
<tr>
<td>$V_B$</td>
<td>High Side Boot Pin Voltage</td>
<td>$-0.3$ to $150$</td>
<td>V</td>
</tr>
<tr>
<td>$V_{BHB}$</td>
<td>High Side Floating Voltage</td>
<td>$-0.3$ to $20$</td>
<td>V</td>
</tr>
<tr>
<td>$V_{HB}$</td>
<td>High Side Bridge Pin Voltage</td>
<td>$V_B - 20$ to $V_B + 0.3$</td>
<td>V</td>
</tr>
<tr>
<td>$V_{HO}$</td>
<td>High Side Drive Output Voltage</td>
<td>$V_{HB} - 0.3$ to $V_B + 0.3$</td>
<td>V</td>
</tr>
<tr>
<td>$dV_{HB}/dt$</td>
<td>Allowable HB Slew Rate</td>
<td>$50$</td>
<td>V/ns</td>
</tr>
<tr>
<td>$V_{IN}$</td>
<td>Drive Input Voltage</td>
<td>$-5$ to $V_{CC} + 0.3$</td>
<td>V</td>
</tr>
<tr>
<td>$T_{J(MAX)}$</td>
<td>Junction Temperature</td>
<td>$150$</td>
<td>°C</td>
</tr>
<tr>
<td>$T_{STG}$</td>
<td>Storage Temperature Range</td>
<td>$-55$ to $150$</td>
<td>°C</td>
</tr>
<tr>
<td></td>
<td>ESD Capability (Note 1)</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>HBM Model</td>
<td>$2000$</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>CDM Model</td>
<td>$1000$</td>
<td>V</td>
</tr>
</tbody>
</table>

ESD Capability (Note 1)
1. This device series incorporates ESD protection and is tested by the following methods:
   - ESD Human Body Model tested per JS−001/MIL−STD−883 method 3015
   - ESD Charged Device Model tested per JS−002/JEP157
   - Latchup Current Maximum Rating: $\leq 100$ mA per JEDEC standard: JESD78E
2. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 3. THERMAL CHARACTERISTICS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Rating</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{JA}$</td>
<td>Thermal Resistance, Junction to Air SO8</td>
<td>$130$</td>
<td>°C/W</td>
</tr>
<tr>
<td>$\Psi_{J-T}$</td>
<td>Junction to Top Characterization Parameter SO8</td>
<td>$4.8$</td>
<td>°C/W</td>
</tr>
<tr>
<td>$\Psi_{J-B}$</td>
<td>Junction to Bottom (Leads) Characterization Parameter SO8 (Note 3)</td>
<td>$63$</td>
<td>°C/W</td>
</tr>
</tbody>
</table>

3. Device mounted on single side PCB with two buried planes, no vias to buried planes, 1.6 mm, FR4, board size 80 x 80 mm, trace and plane thickness $35$ μm, power dissipation $54$ mW, cooling done only by traces (8 lines $25$ x $0.6$ mm), no additional polygon. Ambient temperature $25$ °C.
Table 4. RECOMMENDED OPERATING CONDITIONS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{CC}$</td>
<td>Input Voltage Range</td>
<td>8</td>
<td>19</td>
<td>V</td>
</tr>
<tr>
<td>$V_{B-HB}$</td>
<td>High Side Floating Voltage</td>
<td>8</td>
<td>19</td>
<td>V</td>
</tr>
<tr>
<td>$V_{HB}$</td>
<td>High Side Bridge Pin Voltage</td>
<td>-2</td>
<td>110</td>
<td>V</td>
</tr>
<tr>
<td>$V_{HO}$</td>
<td>High Side Output Voltage</td>
<td>$V_{HB}$</td>
<td>$V_{B}$</td>
<td>V</td>
</tr>
<tr>
<td>$V_{IN}$</td>
<td>Input Voltage IN Pin</td>
<td>-3</td>
<td>$V_{CC}$</td>
<td>V</td>
</tr>
<tr>
<td>$T_J$</td>
<td>Operating Junction Temperature Range</td>
<td>-40</td>
<td>125</td>
<td>°C</td>
</tr>
</tbody>
</table>

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges may affect device reliability.

Table 5. ELECTRICAL CHARACTERISTICS ($-40°C < T_J < 125°C$, $V_{CC} = V_{B} = 12$ V, $V_{HB} = GND$, output is loaded with 1 nF, all voltages are referenced to GND, unless otherwise noted, Typical values are at $T_J = 25°C$.)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test Condition</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{CC1}$</td>
<td>$V_{CC}$ Switching Current Consumption</td>
<td>$I_{SW} = 100$ kHz</td>
<td>-</td>
<td>100</td>
<td>150</td>
<td>μA</td>
</tr>
<tr>
<td>$I_{B1}$</td>
<td>$V_{B}$ Switching Current Consumption</td>
<td>$I_{SW} = 100$ kHz</td>
<td>-</td>
<td>1.6</td>
<td>2.3</td>
<td>mA</td>
</tr>
<tr>
<td>$I_{B1_noload}$</td>
<td>$V_{B}$ Switching Current Consumption</td>
<td>$I_{SW} = 100$ kHz, $C_{LOAD} = 0$ nF</td>
<td>-</td>
<td>0.2</td>
<td>0.5</td>
<td>mA</td>
</tr>
<tr>
<td>$I_{CC2}$</td>
<td>$V_{CC}$ Quiescent Current Consumption</td>
<td>$I_{SW} = 0$ kHz, $V_{IN} = 0$ V</td>
<td>-</td>
<td>100</td>
<td>150</td>
<td>μA</td>
</tr>
<tr>
<td>$I_{B2}$</td>
<td>$V_{B}$ Quiescent Current Consumption</td>
<td>$I_{SW} = 0$ kHz, $V_{IN} = 0$ V</td>
<td>-</td>
<td>85</td>
<td>150</td>
<td>μA</td>
</tr>
<tr>
<td>$I_{HV-LEAK}$</td>
<td>Leakage Current on High Voltage Pins to GND</td>
<td>$V_{VB} = V_{HO} = V_{HB} = 130$ V</td>
<td>-</td>
<td>2</td>
<td>5</td>
<td>μA</td>
</tr>
</tbody>
</table>

INPUT SECTION

| $V_{INL}$     | Input Falling Threshold             | 0.8  | 1.0  | 1.3  | V    |
| $V_{INH}$     | Input Rising Threshold              | 1.0  | 1.7  | 2.3  | V    |
| $V_{INHYS}$   | Input Voltage Hysteresis            | 0.2  | 0.7  | -    | V    |
| $R_{IN}$      | Input Pulldown Resistance           | $V_{IN} = 5$ V                        | 100  | 175  | 250  | kΩ   |
| $I_{IN+}$     | Logic H Input Bias Current          | $V_{IN} = 5$ V                        | -    | 30   | 50   | μA   |
| $I_{IN-}$     | Logic L Input Bias Current          | $V_{IN} = 0$ V                        | -    | -    | 2    | μA   |

UVLO SECTION

| $V_{CCon}$    | $V_{CC}$ UVLO Start_Up Voltage Threshold | $V_{CC}$ Rising             | 5.8  | 6.4  | 7.0  | V    |
| $V_{CCoff}$   | $V_{CC}$ UVLO Shut_Down Voltage Threshold | $V_{CC}$ Falling            | 5.3  | 5.9  | 6.5  | V    |
| $V_{CHyst}$   | $V_{CC}$ Hysteresis                  | 0.2  | 0.5  | -    | V    |
| $V_{Bon}$     | $V_{B}$ UVLO Start_Up Voltage Threshold | $V_{Bon} = V_{B} - V_{HB}$. $V_{B}$ Rising | 5.8  | 6.4  | 7.0  | V    |
| $V_{Boff}$    | $V_{B}$ UVLO Shut_Down Voltage Threshold | $V_{Boff} = V_{B} - V_{HB}$. $V_{B}$ Falling | 5.3  | 5.9  | 6.5  | V    |
| $V_{Bhyst}$   | $V_{B}$ Hysteresis                   | 0.2  | 0.5  | -    | V    |
| $t_{startup}$ | High Side Startup Time               | Time between $V_{B} > V_{Bon}$ & 1st HO Pulse | -    | -    | 10   | μs   |

OUTPUT SECTION

| $I_{HOSource}$ | Output High Short Circuit Pulsed Current (Note 4) | $V_{HO} = 0$ V, $PW = 300$ ns | -    | 2.0  | -    | A    |
| $I_{HOSink}$   | Output Low Short Circuit Pulsed Current (Note 4)  | $V_{HO} = V_{B}$. $PW = 300$ ns | -    | 3.0  | -    | A    |
| $R_{OH}$       | Output Resistance Source              | $I_{HO} = 30$ mA                | -    | 2.0  | 7.0  | Ω    |
| $R_{OL}$       | Output Resistance Sink                | $I_{HO} = 30$ mA                | -    | 1.0  | 5.0  | Ω    |
| $V_{HOH}$      | High Level Output Voltage             | $V_{BIAS} - V_{HO} @ I_{HO} = 20$ mA | 0.06 | 0.25 | V    |
| $V_{HOL}$      | Low Level Output Voltage              | $V_{HO} @ I_{HO} = 20$ mA       | -    | 0.04 | 0.15 | V    |

OUTPUT RISE AND FALL TIME

| $t_{r}$ | Output Voltage Rise Time (from 10% to 90%) | $V_{IN} = 3$ V | -    | 11   | 30   | ns   |
| $t_{f}$ | Output Voltage Fall Time (from 90% to 10%)  | $V_{IN} = 0$ V | -    | 10   | 25   | ns   |
Table 5. ELECTRICAL CHARACTERISTICS (−40°C < TJ < 125°C, VCC = VB = 12 V, VHB = GND, output is loaded with 1 nF, all voltages are referenced to GND, unless otherwise noted, Typical values are at TJ = 25°C.)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test Condition</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>PROPAGATION DELAY NCP51313A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>tON</td>
<td>Turn On Propagation Delay</td>
<td>HB = 0 V, 50 V or 130 V, Cload = 0 nF, VIN = 3 V</td>
<td>–</td>
<td>50</td>
<td>100</td>
<td>ns</td>
</tr>
<tr>
<td>tOFF</td>
<td>Turn Off Propagation Delay</td>
<td>HB = 0 V, 50 V or 130 V, Cload = 0 nF</td>
<td>–</td>
<td>50</td>
<td>100</td>
<td>ns</td>
</tr>
<tr>
<td>tFLT</td>
<td>Minimum Input Filter Time</td>
<td>VIN = 3 V</td>
<td>20</td>
<td>30</td>
<td>–</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td>PROPAGATION DELAY NCP51313B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>tON</td>
<td>Turn On Propagation Delay</td>
<td>HB = 0 V, 50 V or 130 V, Cload = 0 nF, VIN = 3 V</td>
<td>–</td>
<td>20</td>
<td>40</td>
<td>ns</td>
</tr>
<tr>
<td>tOFF</td>
<td>Turn Off Propagation Delay</td>
<td>HB = 0 V, 50 V or 130 V</td>
<td>–</td>
<td>20</td>
<td>40</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td>OUTPUT PULSE WIDTH MATCHING NCP51313A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PM</td>
<td>Output Mismatching</td>
<td>VIN = 3 V, 1 μs pulse width</td>
<td>–</td>
<td>0</td>
<td>20</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td>OUTPUT PULSE WIDTH MATCHING NCP51313B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PM</td>
<td>Output Mismatching</td>
<td>VIN = 3 V, 1 μs pulse width</td>
<td>–</td>
<td>0</td>
<td>10</td>
<td>ns</td>
</tr>
</tbody>
</table>

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Parameter guaranteed by design.

Figure 4. Propagation Delay, Rise and Fall Times, PM
Figure 5. $V_{COn}$ vs. Temperature

Figure 6. $V_{CCoff}$ vs. Temperature

Figure 7. $V_{CChyst}$ vs. Temperature

Figure 8. $V_{Bon}$ vs. Temperature

Figure 9. $V_{Boff}$ vs. Temperature

Figure 10. $V_{Bhyst}$ vs. Temperature
Figure 17. $t_{\text{ON}}$ vs. Temperature

Figure 18. $t_{\text{OFF}}$ vs. Temperature

Figure 19. $t_r$ vs. Temperature

Figure 20. $t_f$ vs. Temperature

Figure 21. $R_{\text{OH}}$ vs. Temperature

Figure 22. $R_{\text{OL}}$ vs. Temperature
General Description

For some popular topologies high-side drivers are needed which perform the function of both buffer and level shifter. These devices can drive the gate of the topside MOSFETs whose source node is a dynamically changing node. The bias for the high side driver in these devices is usually provided through a bootstrap circuit.

In a bid to make modern power supplies more compact and efficient, power supply designers are increasingly opting for high frequency operations. High frequency operation causes higher losses in the drivers, hence reducing the efficiency of the power supply.

NCP51313 is a 130 V high side driver for DC–DC power supplies and inverters. NCP51313 offers best in class propagation delay, low quiescent current and low switching current at high frequencies of operation. This device thus enables highly efficient power supplies operating at high frequencies.

NCP51313 is offered in two versions, NCP51313A/B. NCP51313A has a typical 50 ns propagation delay, while NCP51313B has propagation delay of 20 ns.

NCP51313 has one input pin IN compatible with both CMOS and TTL logic allowing it to be used in a variety of applications. This device also includes features wherein, in case of floating input, the logic is still defined. NCP51313 has under voltage lock out feature which ensures operation at correct $V_{CC}$ and $V_B$ voltage levels. The output stage of NCP51313 has 2.0 A sourcing and 3.0 A sinking current which can effectively charge a 1 nF load in 11 ns and discharge a 1 nF load in 10 ns typically.
FEATURES

Input Stage

NCP51313 has one input pin IN. The input stages of NCP51313 are TTL and CMOS compatible. This ensures that the input of NCP51313 can be driven with 3.3 V or 5 V logic signals from analog or digital PWM controllers or logic gates.

The input pin has Schmitt trigger to avoid noise induced logic errors. The hysteresis on the input pin is typically 0.7 V. This high value ensures good noise immunity.

NCP51313 comes with an important feature wherein output (HO) stays low in case the input pin is floating. At the input pin there is an internal pull down resistor to define its logic value in case the pin is left open or NCP51313 is driven by open drain signal.

NCP51313 input pin is also tolerant to negative voltage below the GND pin level as long as it is within the absolute maximum ratings value (see Table 2). This tolerance allows the use of transformer as an isolation barrier for input pulses.

NCP51313A features a noise rejection function to ensure that any pulse glitch shorter than 30 ns typically will not change HO level. These features are well illustrated in the Figure 25.

NCP51313B has no such filters in the input stages. The timing diagram of NCP51313B is Figure 26.

Figure 25. Input Filter (NCP51313A)

![Figure 25. Input Filter (NCP51313A)](image)

Figure 26. No Input Filter (NCP51313B)

![Figure 26. No Input Filter (NCP51313B)](image)
Legend:
Let’s assume, the driver is used in HB configuration.
1. Vcc crossed Vccon level. No action. A low side 
   MOSFET is (or has been) turned on, current flows from 
   Vcc to Cboot via bootstrap diode.
2. Cboot is not fully charged after first pulse. HO stays low.
3. Vb cross Vbon level. IN is in L, output stays in L. Vb and 
   Vcc are above Vxon levels, pulses can pass the driver.
4. Vcoff level is crossed, no pulses can pass the driver.
5. Vccon level crossed, Vbon has been crossed earlier, 
   the current pulse is not transferred.
6. Vboff level is crossed while HO is H. HO is set to L 
   immediately.
7. Vbon level crossed. Current (ongoing) pulse is ignored.
8. Vcc and Vb voltage are above Vxon level, all pulses 
   Can pass the driver. Steady state conditions.
9. Vcutoff level is crossed while HO is in H. HO is set to L 
   immediately. From now on, no pulse will pass the driver.

Figure 27. UVLO Timing Diagram

Under Voltage Lock-out
NCP51313 has under voltage lockout protection. The 
function of the UVLO circuits is to ensure that there is enough 
supply voltages (VCC and VB) to correctly bias driver circuit. 
This also ensures that the gate of external MOSFET is driven 
at an optimum voltage.
If the VCC or VB is below the VCC UVLO voltage, high side 
driver output (HO) remains low. Both the VCC and VB UVLO 
circuits are provided with hysteresis feature. This hysteresis 
feature avoids errors due to ground noise in the power supply. 
The hysteresis also ensures continuous operation in case of a 
small drop in the bias voltage. This drop in the bias can 
happen when device starts switching MOSFET and the 
operating current of the device increases. The UVLO feature 
of the device is explained in the Figure 27.

Figure 28. NCP51313 Turn ON–OFF Paths
Output Stages
The NCP51313 is equipped with a floating driver. The output stage of NCP51313 has 2.0 A source and 3.0 A sink current capability which can effectively charge a 1 nF load in 11 ns and discharge a 1 nF load in 10 ns typically.

Figure 28 shows the output stage structure and the charging and discharging path of the external power MOSFET and the bias supply $V_B$, the energy to charge the gate capacitance $C_{GS}$. When a logic high is received from input stage, $Q_{source}$ turns on and $V_B$ starts to charge $C_{GS}$ through $R_g$. Once the $C_{GS}$ is charged the external power MOSFET is conductive.

When a logic low signal is received from the input stage, $Q_{source}$ turns off and $Q_{sink}$ turns on providing discharge path for gate terminal. As seen in the figure, there are parasitic inductances in charging and discharging path of the $C_{GS}$. This can result in a little dip in the bias voltage $V_B$. If the $V_B$ drops below UVLO the power supply can shut down the device.

Short Propagation Delay
NCP51313 boasts of industry best propagation delay between input and output. NCP51313A has a typical of 50 ns propagation delay. The best in class propagation delay in NCP51313 makes it suitable for high frequency operation.

Since NCP51313B doesn’t have the input filter included, the propagation delay is even shorter. NCP51313B offers 20 ns propagation delay between input and output.

The device allows 100% duty cycle operation. The HO can be continuously in H or L state. In such case it is necessary to have a floating source to supply floating driver when using the driver under 100% DC.

Negative Transient Immunity (NTI) Operating Conditions
In any HB switching applications the HB node is often pulled under the ground during the switching operation because of parasitic inductances and inductive load. These negative spikes may lead to malfunction or damage of the circuit.

The capability of NCP51313 to operate under negative voltage conditions is reported in NTI graph using below test set up.

![Figure 29. NTI Test Set Up](image)

![Figure 30. Timing Diagram](image)
NCP51313 robustness against negative spikes is shown in Figure 31. The result is a curve which shows negative voltage level for specific pulse width under which driver could still operate properly.

![Figure 31. Indicative Negative Transient Immunity](image)

**IMPORTANT NOTE:**

Even though above figure shows that NCP51313 is able to handle negative transient voltage conditions, it is highly recommended that the application circuit design is such that it removes or at least always limit the negative transient voltage on VB pin as much as possible via careful PCB layout and proper component selection.
COMPONENT SELECTION

C_{\text{boot}} Capacitor Value Calculation

NCP51313 has one floating driver for driving high side external MOSFET. The bias for the high side driver is usually provided through a bootstrap circuit. A typical bootstrap circuit is shown in the Figure 32.

The high side driver is biased by the C_{\text{BOOT}} (bootstrap capacitor). As can be seen in the circuit, C_{\text{BOOT}} will charge only when HB goes to GND level. Low value of C_{\text{BOOT}} can result in a little dip in the bias voltages V_B. If the V_B drops below UVLO level the power supply can shut down the driver. Therefore choosing the right value of C_{\text{boot}} is very important for a robust design.

In the beginning of the operation, HO cannot response if C_{\text{BOOT}} is not charged above V_{Bon} level, referenced to voltage between VB and HB pin.

Therefore, if there is no initial charging switch on low side, an additional start-up circuit should be considered for high side driver to ensure starting of the operation.

The start-up circuit, as shown in the Figure 32, consists of a startup resistor (R_{\text{START}}), a startup diode (D_{\text{START}}), and a Zener diode (D_Z). In this startup circuit, startup diode D_{\text{START}} serves as a second bootstrap diode used for charging the bootstrap capacitor (C_{\text{BOOT}}) at power up. Bootstrap capacitor (C_{\text{BOOT}}) is charged to the Zener diode of D_Z, which is supposed to be higher than the driver’s supply voltage (V_{\text{CC}}) during normal operation. The charge current of the bootstrap capacitor and the Zener current are limited by the startup resistor. For best efficiency, the value of startup resistor should be selected to limit the current to a low value, since the bootstrap path through the startup diode is permanently in the circuit.

Expected voltage on C_{\text{BOOT}} pin in steady state condition is depicted in Figure 33.
The curves are valid for ZVS (Zero Voltage Switching) observed in LLC applications. For hard switch the curves are slightly different, but from charge on C_boot point of view more favorable. Under the hard switch conditions the energy to charge Q_g (from zero voltage to V_th of the MOSFET) is taken from V_CC capacitor (through an external boot strap diode) so the voltage drop on C_boot is smaller. For the calculation of C_boot value the ZVS conditions are taken account.

The switching cycle is divided into two parts, the charging \( t_{\text{charge}} \) and the discharging \( t_{\text{discharge}} \) of the C_boot capacitor. The discharging can be divided even more to discharging by floating driver current consumption I_B2 \( (t_{\text{disQm}}) \), and to discharging by transferring energy from C_boot to gate terminal of the MOSFET \( (t_{\text{dsIb}}) \) and discharging by leakage current of the bootstrap diode (not taken account). Discharging by I_B2 becoming more dominant when driver runs at lower frequencies and/or during skip mode operation. To calculate C_boot value, follow these steps:

1. For example, let’s have a MOSFET with \( Q_g = 49 \text{ nC} \), \( V_{CC} = 10 \text{ V} \).

2. Charge stored in C_boot necessary to cover the period the C_boot is not supplied from V_CC line (which is basically the period the high side MOSFET is turned on). Let’s say the application is switching at 100 kHz, 50 % duty cycle, which means the upper MOSFET is conductive for 5 \( \mu \text{s} \). It means the C_boot is discharged by I_B2 current \( (100 \mu \text{A} \text{ typ}) \) for 5 \( \mu \text{s} \), so the charge consumed by floating driver is:

\[
Q_b = I_{B2} \cdot t_{\text{discharge}} = 10 \mu \text{A} \cdot 5 \mu \text{s} = 500 \text{ pC} \quad \text{(eq. 1)}
\]

3. Total charge loss during one switching cycle is sum of charge to supply the high side driver and MOSFET’s gate charge:

\[
Q_{\text{tot}} = Q_g + Q_b = 49 \text{ nC} + 500 \text{ pC} = 49.5 \text{ nC} \quad \text{(eq. 2)}
\]

4. Let’s determine acceptable voltage ripple on C_boot to 1 % of nominal value, which is 100 mV. To cover charge losses from eq. 2.

\[
C_{\text{boot}} = \frac{Q_{\text{tot}}}{V_{\text{ripple}}} = \frac{49.5 \text{ nC}}{0.1 \text{ V}} = 495 \text{ nF} \quad \text{(eq. 3)}
\]

- \( Q_g \) is equivalent gate charge of the MOSFET
- \( I_{B2} \) is the boot quiescent current
- \( t_{\text{discharge}} \) is the on time for HO
- \( V_{\text{ripple}} \) is the allowed ripple voltage in the bootstrap capacitor

It is recommended to use a larger value so as to cover any variations in the gate charge and voltage with temperature.

**R_{\text{Boot}} Resistor Value Calculation**

To keep the application running properly, it is necessary to charge the C_boot again. This is done by external diode from V_CC line to VB pin. In serial with the diode a resistor is placed to reduce the current peaks from V_CC line. The resistor value selection is critical for proper function of the high side driver. If too small high current peaks are drown from V_CC line, if too high the capacitor will not be charged to appropriate level and the high side driver can be disabled by internal UVLO protection.
First of all keep in mind the capacitor is charged through the external bootstrap diode, so it can be charged to a maximum voltage level of \( V_{CC} - V_f \). The resistor value is calculated using this equation:

\[
R_{boot} = \frac{C_{charge}}{C_{boot} \cdot \ln \left( \frac{V_{max} - V_{Cmin}}{V_{max} - V_{Cmax}} \right)} = \frac{5 \mu}{1 \mu \cdot \ln \left( \frac{9.4 - 9.25}{9.4 - 9.35} \right)} = 4.6 \Omega
\]  

(eq. 4)

Where:
- \( I_{charge} \) the charge period the Cboot is being charged, usually the period the low side MOSFET is turned on,
- \( C_{boot} \) the boot strap capacitor value
- \( V_{max} \) maximum voltage the \( C_{boot} \) capacitor can be theoretically charged to. Usually the \( V_{CC} - V_f \). The \( V_f \) is forward voltage of used diode
- \( V_{Cmin} \) the voltage level the capacitor is charged from
- \( V_{Cmax} \) the voltage level the capacitor is charged to. It is necessary to determine the target voltage for charging, because in theory, when a capacitor is charged from a voltage source through a resistor, the capacitor can never reach the voltage of the source. In this particular case a 50 mV difference (between the voltage behind the diode and \( V_{Cmax} \)) is used.

The resistor value obtained from eq. 4 does not count with the quiescent current \( I_{B2} \) of the high side driver. This current will create another voltage drop of:

\[
B_{IB2\_drop} = R_{boot} \cdot I_{B2} = 4.6 \cdot 100 \mu = 460 \mu V
\]  

(eq. 5)

The current consumed by high side driver will be higher, because the \( I_{B2} \) is valid when the device is not switching. While switching, losses by charging and discharging internal transistors as well as the level shifters will be added. This current will increase with frequency.

The additional 460 \( \mu \)V drop will be added to \( V_{Cmax} \) value. The additional 460 \( \mu \)V drop can be either accepted or the \( R_{boot} \) value can be recalculated to eliminate this additional drop.

The resistor \( R_{boot} \) calculated in eq. 4 is valid under steady state conditions. During start and/or skip operation the starting point voltage value is different (lower) and it takes more time to charge the boot strap capacitor. More over it is not counted with temperature and voltage variability during normal operation or the dynamic resistance of the boot strap diode (approximately 0.34 \( \Omega \) for MURA160). From these reasons the resistor value should be decreased especially with respect to skip operation.

For example for \( R_{gate} \) value of 4.7 \( \Omega \), the peak source and sink currents would be limited to the following values.

\[
R_{GATE} = 4.7 \Omega
\]

Please keep in mind the value is temperature and voltage dependent. Especially \( C_{boot} \) voltage can be higher than calculated value. Also keep in mind, the Boot strap resistor power dissipation calculated in eq. 6 is valid for steady state conditions. For first \( C_{boot} \) charging, the power loss (the current) is much higher.

\[
I_{Rboot} = \frac{C_{Vcc} - V_{DBoot} - V_{Cboot}}{R_{boot}} = \frac{10 - 0.6 - 0}{4.6} = 2 \text{ A}
\]  

(eq. 8)

\[
P_{Rboot} = \left( C_{Vcc} - V_{DBoot} - V_{Cboot} \right) \cdot I_{Rboot} = \left( 10 - 0.6 - 0 \right) \cdot 2 = 18.8 \text{ W}
\]  

(eq. 9)

The Boot strap resistor must be designed to accept the current from eq. 8 and power loss from eq. 9 for a while.

**VCC Capacitor Selection**

\( V_{CC} \) capacitor value should be selected at least ten times the value of \( C_{boot} \). In this case thus \( C_{VCC} > 10 \mu F \).

**IN Pin Input Filter**

For PWM connection on the IN pin of the NCP51313, an RC filter can help to filter out high frequency input noise. This filter is particularly important in case of NCP51313B where no internal filter is included.

The recommended value for \( R_{IN} \) and \( C_{IN} \) are as below.

\[
R_{IN} = 100 \Omega
\]

\[
C_{IN} = 120 \mu F
\]

**Rgate Selection**

The \( R_{gate} \) are selected to limit the peak gate current during charging and discharging of the gate capacitance. This resistance also helps to damp the ringing due to the parasitic inductances, reduce \( dV/dt \) on HB pin to safe level and attenuate EMI radiation. If high \( dV/dt \) (during rise/fall edge and/or ringing after switching) is applied on HB pin, it can cause unexpected behavior of the driver.

On the other hand, too high resistor will increase power loss on MOSFETs, which leads to lower efficiency. It is recommended to start evaluation with a high resistor value and decrease the value if behavior is safe under all conditions. We recommend to have at least a 4.7 \( \Omega \) resistor between NCP51313 outputs and MOSFET’s gate.

The resistors also help to decrease power dissipation of the driver, because part of the energy from charging and discharging \( C_{gs} \) is radiated on the resistors \( R_{gate} \) (and on \( R_{sink} \) if they are used) outside the driver see Figure 32. The gate resistor selection is tricky task. It depends on application, topology, on used MOSFETs, layout etc.

For example for \( R_{gate} \) value of 4.7 \( \Omega \), the peak source and sink currents would be limited to the following values.

\[
R_{GATE} = 4.7 \Omega
\]

\[
I_{HO\_Source} = \frac{V_B}{R_{gate} + R_{OH} + R_g} = \frac{10}{7.7} = 1.3 \text{ A}
\]  

(eq. 10)
The current is 769 mA.

**Total Power Dissipation**

Total power dissipation of NCP51313 is sum of partial dissipations which can be calculated as follows (for more details, please refer to [1]).

1. **Power loss of device (except drivers)** while switching at appropriate frequency is calculated from current consumption at given voltage for specific frequency. The current can be estimated from Figure 24, or it could be calculated using these formulas:

\[
I_{CC\text{Cnoload}} = -5.72 \cdot 10^{-6} \cdot V \cdot f + 51.4 \cdot 10^{-3} \cdot f + 3.98 \cdot V + 40.96 \quad \text{(eq. 13)}
\]

\[
I_{B\text{load}} = 25.8 \cdot 10^{-3} \cdot V \cdot f + 0.866 \cdot f + 5.93 \cdot V + 22.51 \quad \text{(eq. 14)}
\]

Where:
- \(f\) is frequency in kHz,
- \(V\) is voltage in V.

The power dissipation of device (without drivers) is equal to.

\[
I_{\text{HO_Sink}} = \frac{V_B}{R_{\text{gate}} + R_{\text{OL}} + R_g} = \frac{10}{6.7} = 1.5 \text{ A} \quad \text{(eq. 11)}
\]

Where:
- \(R_{\text{OH}}\) \(R_{DS\text{on}}\) of internal source MOSFET (see parametric table \(R_{\text{OH}}\) parameter)
- \(R_{\text{OL}}\) \(R_{DS\text{on}}\) of internal sink MOSFET (see parametric table \(R_{\text{OL}}\) parameter)
- \(R_g\) internal gate resistance of external MOSFET (see appropriate DS), in this case 1 \(\Omega\).

In some applications it is desired/advantageous to use separated current paths for charging and discharging the gate capacitance. For this purpose external MOSFET gate connection must be extended (see Figure 32). Two components \(R_{\text{sink}}\) and \(D_{\text{sink}}\) can be added in parallel to \(R_{\text{gate}}\) resistor. The charging path is now only through \(R_{\text{gate}}\) resistor, while discharging path is through \(R_{\text{sink}}\) and \(R_{\text{gate}}\) in parallel combination. Consider both resistors are the same value 10 \(\Omega\). The source current is calculated using eq. 10. The current is 769 mA.

\[
I_{\text{HO_Sink}} = \frac{V_B}{R_{\text{gate}} + (R_{\text{OL}} + R_g) \cdot 2} + \frac{V_B - V_{\text{Dark}}}{R_{\text{sink}} + (R_{\text{OL}} + R_g) \cdot 2} = \frac{9.4}{12} + \frac{8.8}{12} = 1.52 \text{ A} \quad \text{(eq. 12)}
\]

The temperature calculated in eq. 20 is the value which has to be added to ambient temperature. In case the ambient temperature is 30°C, the junction temperature will be 36.8°C.
**NOTES:**
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751−01 THRU 751−06 ARE OBSOLETE. NEW STANDARD IS 751−07.

**DIMENSIONS:**

<table>
<thead>
<tr>
<th>DIM</th>
<th>MIN</th>
<th>MAX</th>
<th>MIN</th>
<th>MAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>4.80</td>
<td>5.00</td>
<td>0.189</td>
<td>0.197</td>
</tr>
<tr>
<td>B</td>
<td>3.80</td>
<td>4.00</td>
<td>0.150</td>
<td>0.157</td>
</tr>
<tr>
<td>C</td>
<td>1.35</td>
<td>1.75</td>
<td>0.003</td>
<td>0.009</td>
</tr>
<tr>
<td>D</td>
<td>0.53</td>
<td>0.51</td>
<td>0.013</td>
<td>0.020</td>
</tr>
<tr>
<td>G</td>
<td>1.27</td>
<td>BSC</td>
<td>0.050</td>
<td>BSC</td>
</tr>
<tr>
<td>H</td>
<td>0.10</td>
<td>0.25</td>
<td>0.004</td>
<td>0.010</td>
</tr>
<tr>
<td>J</td>
<td>0.19</td>
<td>0.25</td>
<td>0.007</td>
<td>0.010</td>
</tr>
<tr>
<td>K</td>
<td>0.40</td>
<td>1.27</td>
<td>0.016</td>
<td>0.050</td>
</tr>
<tr>
<td>M</td>
<td>0</td>
<td>8</td>
<td>0</td>
<td>8</td>
</tr>
<tr>
<td>N</td>
<td>0.25</td>
<td>0.50</td>
<td>0.010</td>
<td>0.020</td>
</tr>
<tr>
<td>S</td>
<td>5.80</td>
<td>6.20</td>
<td>0.228</td>
<td>0.244</td>
</tr>
</tbody>
</table>

**SOLDERING FOOTPRINT**

*SFor additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.*