

NCL30167

Power Factor Corrected LED Boost Switching Regulator

The NCL30167 high power factor boost PWM switching regulator is designed to regulate the average current through a string of LEDs. The circuit operates in Critical Conduction Mode (CrM) based on a proven constant on-time control scheme to achieve near unity power factor. In addition to regulating a constant current, the switching regulator is optimized to support leading and trailing edge phase dimming applications. When a dimmer is detected on the AC input, an internal voltage reference of the current regulation loop adjusts the current level based on the dimmer conduction angle so the current through the LED string has a desired value based on a programmed dimming curve. The shape of the dimming curve is intended to emulate the response of an incandescent bulb while achieving NEMA SSL6 and NEMA SSL7A recommendations.

A cascaded configuration supports biasing the controller during operation and eliminates the need for an auxiliary winding to provide bias power. A robust suite of protection features are included to ensure proper handling of expected fault conditions without the need for extra circuitry and a dedicated thermal fold-back input proves gradually reduction of the current above a user defined set-point.

Features

- Near-Unity Power Factor
- Critical Conduction Mode (CrM)
- Constant On-time Control
- Accurate Current Regulation ($\pm 2\%$ Typical)
- Compatible with Leading and Trailing Edge Phase Controlled Dimmers
- Fast Startup Time (< 100 ms Typical)
- Integrated ZCD Detection
- User Programmable Thermal Current Fold-back
- V_{CC} Operation up to 20 V
- This Device is Pb-Free and is RoHS Compliant

Safety Features

- Output Overvoltage Protection
- Cycle-by-Cycle Current Limiting
- V_{CC} UVLO


Typical Applications

- LED Bulbs
- LED Downlights
- LED Light Engines
- LED Modules




ON Semiconductor®

www.onsemi.com



SOIC-10
CASE 751BQ


MARKING DIAGRAM



L30167 = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
▪ = Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS



ORDERING INFORMATION

| Device | Package | Shipping† |
|--------------|----------------------|-----------------------|
| NCL30167DR2G | SOIC-10 (Pb-Free) | 2500 / Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

PIN FUNCTION DESCRIPTION

Table 1. PIN FUNCTION DESCRIPTION

| Pin Number | Pin Name | Function | Description |
|------------|----------|-------------------------------------|---|
| 1 | ACC_TH | Dimming Detection Input | This pin receives a portion of the AC input voltage. It is compared to an internal reference voltage in order to determine the presence of a dimmer state and the phase angle. |
| 2 | TF | Thermal Fold-back | Connecting an NTC to this pin allows linear reduction of the output current above a user programmed temperature set-point. |
| 3 | OVP | Over Voltage Protection Input | This pin receives a portion of the Boost output voltage V_{OUT} and serves to trigger an OVP fault in the event the LED string is open. |
| 4 | CS2 | 2 nd Current Sense Input | This pin monitors the LED load current across the R_{sense2} resistor during the off time. This pin is used to monitor the instantaneous load current for regulation loop, and to determine when the Zero Current Detection (ZCD) point is reached. |
| 5 | V_{CC} | V_{CC} Input | This positive supply pin accepts up to 20 Vdc. The supply for the device is ensured by the external diode from the source pin. |
| 6 | GND | – | The switching regulator ground |
| 7 | CS1 | 1 st Current Sense Input | This pin monitors the inductor current across the R_{sense1} resistor during the on-time. This pin monitors the maximum current cycle by cycle. |
| 8 | DRV | Drive for HV Switch | The Driving Pin for Source of the External High Voltage NMOS. Connect the external diode between the source and V_{CC} pin to provide the IC supply. |
| 9 | COMP | Compensation | Feedback loop compensation pin of the IC. |
| 10 | NC | Not Connected | |

SIMPLIFIED INTERNAL BLOCK SCHEMATIC




Figure 2. Simplified Internal Block Schematic

Table 2. MAXIMUM RATINGS

| Symbol | Pin | Rating | Value | Unit |
|------------------|-----|---|-----------------|--------------------|
| DRV | 8 | External NMOS Source Driving Pin | -0.3 to 20 | V |
| | | Continuous Current | | |
| | | $R_{\theta J-C}$ Steady State, $T_C = 25^\circ\text{C}$ (Note 1) | 0.5 | A |
| | | $R_{\theta J-C}$ Steady State, $T_C = 100^\circ\text{C}$ (Note 1) | 0.25 | A |
| | | Peak Current | -0.01/1.7 | A |
| V_{CC} | 5 | V_{CC} Power Supply Voltage, V_{CC} Pin, Continuous Voltage | -0.3 to 20 | V |
| | | Power Supply Voltage, V_{CC} Pin, Continuous Voltage (Note 2) | ± 30 (Peak) | mA |
| CS1 | 7 | Maximum Voltage | -0.3 to 5.5 | V |
| | | Continuous Current | -1.7/0.01 | A |
| V_{max} | | Maximum Voltage on Low Power Pins (except pins 5, 7, 8) | -0.3 to 9 | V |
| | | Maximum Peak Current to Low Power Pins | ± 10 | mA |
| $R_{\theta J-A}$ | | Thermal Resistance Junction-to-Air | 180 | $^\circ\text{C/W}$ |
| T_{JMAX} | | Operating Junction Temperature | -40 to +125 | $^\circ\text{C}$ |
| $T_{STRGMAX}$ | | Storage Temperature Range | -60 to +150 | $^\circ\text{C}$ |
| T_{Lmax} | | Lead Temperature (Soldering, 10 s) | 300 | $^\circ\text{C}$ |
| MSL | | Moisture Sensitivity Level | 3 | - |
| | | ESD Capability, HBM model (Note 2) | 3.5 | kV |
| | | ESD Capability, Machine Model (Note 2) | 250 | V |
| | | ESD Capability, CDM model (Note 2) | 1 | kV |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Limited by the junction temperature.
- This device contains ESD protection and exceeds the following tests:
Human Body Model 3500 V per JEDEC Standard JESD22-A114E,
Machine Model Method 250 V per JEDEC Standard JESD22-A115B,
Charged Device Model 1000 V per JEDEC Standard JESD22-C101E.
- This device contains Latch-up protection and has been tested per JEDEC JESD78D, Class I and exceeds ± 100 mA.

Table 3. ELECTRICAL CHARACTERISTICS

(For typical values $T_j = 25^\circ\text{C}$, for min/max values $T_j = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 13$ V unless otherwise noted)

| Characteristics | Test Conditions | Symbol | Min | Typ | Max | Unit |
|--|---------------------|------------------|------|------|------|---------------|
| SUPPLY | | | | | | |
| Turn-on Threshold Level | V_{CC} Going Up | $V_{CC(on)}$ | 11.0 | 12.0 | 13.0 | V |
| Minimum Operating Voltage, Turn-off Threshold | V_{CC} Going Down | $V_{CC(off)}$ | 8.2 | 8.8 | 9.4 | V |
| Hysteresis $V_{CC(on)} - V_{CC(off)}$ | | $V_{CC(hyst)}$ | 2.8 | - | - | V |
| V_{CC} Decreasing Level at which the Internal Logic Resets | | $V_{CC(reset)}$ | 4.0 | 5.0 | 6.0 | V |
| Blanking Duration on $V_{CC(off)}$ | | $t_{VCC(off)}$ | - | 10 | - | μs |
| Blanking Duration on $V_{CC(reset)}$ | | $t_{VCC(reset)}$ | - | 10 | - | μs |
| Internal Current Consumption of Device before Start-up | $V_{CC} = 10$ V | I_{CC1} | - | 10 | 100 | μA |
| Internal Current Consumption, when DRV Pin is Switching | $f_{SW} = 65$ kHz | I_{CC2} | - | 1.0 | 1.5 | mA |
| Internal Current Consumption, when DRV Pin is Turned-on | $V_{CS1} < 0.3$ V | I_{CC3} | - | 0.9 | 1.1 | mA |

Table 3. ELECTRICAL CHARACTERISTICS (continued)

(For typical values $T_j = 25^\circ\text{C}$, for min/max values $T_j = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 13\text{ V}$ unless otherwise noted)

| Characteristics | Test Conditions | Symbol | Min | Typ | Max | Unit |
|--|--|---------------------------------|------------|------------|------------|---------------|
| OUTPUT OVER VOLTAGE PROTECTION | | | | | | |
| Over Voltage Protection Thresholds | V_{OVP} Going Up V_{OVP} Going Down | $V_{OVP(off)}$ $V_{OVP(on)}$ | 2.9 2.6 | 3.0 2.7 | 3.1 2.8 | V |
| Over Voltage Protection Hysteresis | | $V_{OVP(hyst)}$ | – | 300 | – | mV |
| Timer Duration for Over Voltage Detection | | t_{OVP} | 23 | 33 | 43 | μs |
| Internal OVP Pin Pull-up Current | | $I_{OVP(bias)}$ | 50 | 250 | 450 | nA |
| Under Voltage Detect Threshold | | V_{UVP} | 0.4 | 0.5 | 0.6 | V |
| Under Voltage Detect Propagation Delay | | t_{UVP} | 23 | 33 | 43 | μs |
| LED CURRENT REGULATION LOOP | | | | | | |
| Error Amplifier Trans-conductance | | G_{EA} | 85 | 100 | 115 | μS |
| Error Amplifier Current Capability | | I_{EA} | ± 13 | ± 25 | – | μA |
| Error Amplifier Input Offset | $T_j = 25^\circ\text{C}$ | V_{EAIO} | –20 | – | 20 | mV |
| Maximum Control Voltage | $V_{CS2} < 0.5\text{ V}$ | $V_{COMP(max)}$ | 4.2 | – | – | V |
| Minimum Control Voltage | $V_{CS2} > 1.5\text{ V}$ | $V_{COMP(min)}$ | – | – | 0.7 | V |
| COMP Pin Discharge Resistance | | $R_{COMP(dis)}$ | – | 200 | – | Ω |
| CURRENT SENSE 1 – INDUCTOR OVER CURRENT LIMITATION | | | | | | |
| Maximum Internal Current Set-point | $V_{COMP} > 4\text{ V}$ | V_{ILIM} | 0.95 | 1.00 | 1.05 | V |
| Propagation Delay from V_{Ilimit} Detection to Switch Off | $V_{CS1} > 1.2\text{ V}$ | t_{delay} | – | 50 | 90 | ns |
| Minimum Internal Current Set-point (Dimming is Detected) | $V_{COMP} < 0.7\text{ V}$ | V_{ILIM_MIN} | 300 | 350 | 400 | mV |
| Propagation Delay from Reduced V_{Ilimit} Detection to DRV Off | $V_{CS1} > 1.2\text{ V}$ | t_{delay_DIM} | – | 50 | 90 | ns |
| Leading Edge Blanking Duration for V_{ILIM} | | t_{LEB} | 220 | 320 | 420 | ns |
| Threshold for Winding Short Fault Protection Activation | | $V_{CS1(stop)}$ | 1.42 | 1.50 | 1.58 | V |
| Leading Edge Blanking Duration for $V_{CS(stop)}$ (Note 1) | | t_{BCS} | 90 | 120 | 150 | ns |
| CURRENT SENSE 2 – ZERO CURRENT DETECTION AND LED REGULATION INPUT | | | | | | |
| Input Pull-up Current | $V_{CS2} = 0.7\text{ V}$ | $I_{CS2(bias)}$ | – | 1 | – | μA |
| Internal Reference for Nominal LED Current | | V_{REF} | 233 | 250 | 267 | mV |
| Lower ZCD Threshold | V_{CS2} Falling | $V_{ZCD(falling)}$ | 15 | 50 | 80 | mV |
| Upper ZCD Threshold | V_{CS2} Rising | $V_{ZCD(rising)}$ | 30 | 65 | 95 | mV |
| ZCD Comparator Hysteresis | | $V_{ZCD(hyst)}$ | – | 15 | – | mV |
| Propagation Delay from ZCD to Turn-on Internal Switch | V_{CS2} Falling | t_{DEM} | 400 | 500 | 600 | ns |
| Current Sense Threshold for CS2 Pin Open Protection | | $V_{CS2(stop)}$ | 4.0 | 4.5 | 5.0 | V |
| Blanking duration for ZCD Detection | | $t_{ZCD(blank)}$ | 200 | 300 | 400 | ns |
| ZCD Timeout | | $t_{ZCD(timeout)}$ | 20 | 32 | 45 | μs |

NCL30167

Table 3. ELECTRICAL CHARACTERISTICS (continued)

(For typical values $T_j = 25^\circ\text{C}$, for min/max values $T_j = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 13\text{ V}$ unless otherwise noted)

| Characteristics | Test Conditions | Symbol | Min | Typ | Max | Unit |
|---|--|----------------------------------|----------------|----------------|----------------|---------------|
| DIMMING DETECTION | | | | | | |
| Dimming Detection Comparator Thresholds | V_{ACCTH} Going Up V_{ACCTH} Going Down | V_{ACCTH_H} V_{ACCTH_L} | 0.400 0.300 | 0.450 0.350 | 0.500 0.400 | V |
| Dimming Detection Comparator Hysteresis | | V_{ACCTH_Hyst} | – | 100 | – | mV |
| Dimming Detection Comparator Delay | $V_{ACCTH} = V_{ACCTH_H} + 0.1\text{ V}$ | t_{DIM_D} | 40 | 70 | 90 | μs |

ON-TIME GENERATOR

| | | | | | | |
|-----------------|---------------------------|-------------|-----|-----|------|---------------|
| Maximum On Time | $V_{COMP} = 4.2\text{ V}$ | t_{ONmax} | 15 | 18 | 22 | μs |
| On Time | $V_{COMP} = 2.5\text{ V}$ | t_{ON} | 8.0 | 9.5 | 11.0 | μs |
| Minimum On Time | $V_{COMP} = 0.7\text{ V}$ | t_{ONmin} | – | 0.6 | 1.2 | μs |

THERMAL FOLDBACK

| | | | | | | |
|--|------------------------|-----------------|------|------|------|---------------|
| TF Pin Voltage at which Thermal Fold-back Starts (V_{REF} is Decreased) | | $V_{TF(start)}$ | 0.94 | 1.00 | 1.06 | V |
| TF Pin Voltage at which Thermal Fold-back Reduces V_{REF} to 10% V_{REF} | | $V_{TF(10\%)}$ | 0.45 | 0.5 | 0.55 | V |
| Current Source for Direct NTC Connection | $V_{TF} = 0\text{ V}$ | I_{TF} | 80 | 85 | 90 | μA |
| Blanking Duration for TF Detection after Start-up | $V_{TF} < V_{TF(5\%)}$ | $t_{TF(blank)}$ | 250 | 300 | 350 | μs |

INTERNAL TEMPERATURE SHUTDOWN

| | | | | | | |
|--|------------------|----------------|-----|-----|-----|------------------|
| Temperature Shutdown (Note 1) | T_j Going Up | T_{TSD} | 135 | 150 | 165 | $^\circ\text{C}$ |
| Temperature Shutdown Hysteresis (Note 1) | T_j Going Down | $T_{TSD(HYS)}$ | – | 30 | – | $^\circ\text{C}$ |

INTERNAL DRIVING SWITCH

| | | | | | | |
|--|---|----------------|----|-----|-----|---------------|
| On State Resistance of the Driving NMOS | $I_{DRV} = 500\text{ mA}$, $T_j = 25^\circ\text{C}$ | $R_{L,DS,on}$ | – | 3.5 | 4.5 | Ω |
| Maximum Drain to Source Voltage of the Driving NMOS (Note 1) | | $V_{L,DS,max}$ | 30 | – | – | V |
| Maximum Off State Leakage Current | $V_{DRAIN} = 19\text{ V}$ | I_{DSS} | – | – | 5 | μA |
| Turn-on Time, 90 to 10 % of V_{DRV} | $I_{DRV} = 500\text{ mA}$ | t_{on} | – | 10 | – | ns |
| Turn-off Time, 10 to 90 % of V_{DRV} | $I_{DRV} = 500\text{ mA}$ | t_{off} | – | 30 | – | ns |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. Guaranteed by design.

TYPICAL CHARACTERISTIC




Figure 3. Turn-On Threshold Level, V_{CC(on)}




Figure 4. Minimum Operating Voltage, V_{CC(off)}




Figure 5. V_{CC} Decreasing Level at which the Internal Logic Resets, V_{CC(reset)}




Figure 6. Internal Current Consumption before Start-Up, I_{CC1}




Figure 7. Internal Current Consumption when DRV Pin is Switching, I_{CC2}




Figure 8. Internal Current Consumption when DRV Pin is Turned-On, I_{CC3}

TYPICAL CHARACTERISTIC




Figure 9. Over-Voltage Protection Threshold (V_{OVP} Going Up), $V_{OVP(off)}$




Figure 10. Over-Voltage Protection Threshold (V_{OVP} Going Down), $V_{OVP(on)}$




Figure 11. Internal OVP Pin Pull-Up Current, $I_{OVP(bias)}$




Figure 12. Under-Voltage Detect Threshold, V_{UVP}




Figure 13. Maximum Internal Current Set-Point, V_{ILIM}




Figure 14. Minimum Internal Current Set-Point, V_{ILIM_MIN}

TYPICAL CHARACTERISTIC




Figure 15. Threshold for Winding Short Fault Protection Activation, V_{CS1(stop)}




Figure 16. Internal Reference for Nominal LED Current, V_{REF}




Figure 17. Lower ZCD Threshold, V_{ZCD(falling)}




Figure 18. Upper ZCD Threshold, V_{ZCD(rising)}




Figure 19. Current Sense Threshold for CS2 Pin Open Protection, V_{CS2(stop)}




Figure 20. Dimming Detection Comparator Threshold, V_{ACCTH} Going Up, V_{ACCTH_H}

TYPICAL CHARACTERISTIC




Figure 21. Dimming Detection Comparator Threshold, V_{ACCTH} Going Down, V_{ACCTH_L}




Figure 22. TF Pin Voltage at which Thermal Fold-Back Starts, $V_{TF(start)}$




Figure 23. TF Pin Voltage at which Thermal Fold-Back Reduces V_{REF} to 10%, $V_{TF(10%)}$




Figure 24. Current Source for Direct NTC Connection, I_{TF}




Figure 25. On-State Resistance of the Driving NMOS, $R_{L,DS,on}$

TYPICAL CHARACTERISTIC




Figure 26. Typical On-Time of the Internal Driving Switch




Figure 27. Typical Off-Time of the Internal Driving Switch

APPLICATION INFORMATION

Functional Description

NCL30167 uses a Constant On-time Boost architecture in order to target a unity power factor, when no dimming is detected. The cascoded drain architecture shown in Figure 28, where M_{HV_ext} is the High Voltage Cascode NMOS, allows a simple implementation of a V_{CC} supply by including a diode D_{VCC} , external to the switcher IC,

between the DRAIN pin and capacitor C_{VCC} . Thanks to the cascoded drain architecture, the startup time is very fast (typ < 100 ms). Unlike a traditional asynchronous boost architecture, the cascoded architecture uses two MOSFETS. The low voltage MOSFET M_{LV_int} , which is housed inside the IC, drives the external High Voltage NMOS M_{HV_ext} via the DRV pin.




Figure 28. Cascode Architecture

The NCL30167 operates in Critical Conduction Mode (CrM) under all working conditions, regulating the average current flowing through the string of LEDs whether the dimmer is present or not.

The ACC_TH pin senses a scaled down input voltage (V_{in}) and by comparing it to an internal reference voltage named V_{ACC_TH} it provides a digital signal DIM/DIMb that contains the amount of dimming information. DIM/DIMb is

processed then by a circuit block named “Vref processing”, which provides analog signal Vref. The reference voltage named Vref serves for the LED current regulation loop. The LED current regulation loop is working for all conduction angles, it is then possible by programming the Vref processing circuit block to get the desired dimming curve as depicted in Figure 30.




Figure 29. Operating Status Diagram of the Device

Critical Conduction Mode

By looking at Figure 28 it can be seen that, the current $I_{R_{sense1}}$ flowing through the external resistor R_{sense1} , connected between pin CS1 and GND, is the same as the inductor current I_{ind} plus current spikes associated with the turning on or turning off of M_{LV_int} NMOS FET. The inductor current information carried by the pin CS1 is used for the inductor peak current limitation. This voltage V_{CS1} is used to generate a reset signal (OCP_RST) resulting from having reached the inductor maximum peak current controlled by V_{ILIM} reference voltage. If the maximum peak inductor current is not reached it is the second branch that takes care of the reset signal (RST) indicating the end of the on-time. The second branch monitors the off-time current information at current sense input CS2. The CS2 sensing is inhibited during the MOSFET on-time.

As shown in Figure 2, the second branch voltage is an image of the off-time inductor current. It is sent to the input of an OTA and by comparing to a reference voltage (V_{REF}) a control voltage is generated at the COMP pin. The COMP pin voltage is proportional to the average LED current. It is compared to a constant on-time ramp voltage generated by charging the capacitor C_{TON} by a constant current I_{TON} . The output of the comparator generates constant on-time reset signal (RST). This process represents the “constant t_{on} average LED regulation loop” which, when steady state is reached, ensures that:

$$I_{LEDavg} = \frac{V_{REF}}{R_{sense2}} \quad (eq. 1)$$

There is one more condition to end the on-time cycle. The power MOSFET is turned-off only under a condition that the inductor peak current reaches a level set by the reference voltage named V_{ILIM_MIN} . Minimum input current is maintained by switching in Constant Peak Current mode. When a dimmer is present this feature helps to avoid the leakage current of the dimmer from charging the C_{in} capacitor. At the same time this feature sets a minimum input current to avoid the current loop cut off when the triac dimming is applied.

The reset signal (RST or OCP_RST) indicates an end of the on-time and a start of the off-time. Once the off-time has started, the CS2 pin senses the inductor off-time current across R_{sense2} . It is compared to a reference voltage V_{ZCD} in order to generate a zero-crossing signal (ZCD) that in turn is processed by the clock generation block. The generated clock pulse triggers a start of the new on-time cycle.

LED Current Regulation and Dimming Curve

As long as the max peak current limitation is not exceeded or a thermal foldback condition is present, the average LED current regulation loop is controlled by the OTA via Equation 1 and Triac Dimming Curve of Figure 30.




Figure 30. Triac Dimming Curve Digitally Generated

For example if $R_{sense2} = 20 \Omega$ and $V_{REF} = 0.5 \text{ V}$ it gives $I_{LED} = 25 \text{ mA}$. The circuit block named V_{REF} processing which can be seen in Figure 2 will be programmed for the

optimum compatibility acceleration curve by default (see Figure 30) with an option of the optimum diming acceleration curve.

Table 4. COORDINATES OF DIMMING CURVE PROGRAMMING POINTS

| Dimmer Conduction Angle (Deg) | Optimum Dimming $V_{REF}/V_{REF,max}$ | Optimum Compatibility $V_{REF}/V_{REF,max}$ |
|-------------------------------|---------------------------------------|---|
| 18 | 0.0% | 0.0% |
| 35 | 1.0% | 2.0% |
| 36 | 1.0% | 2.0% |
| 40 | 2.0% | 3.0% |
| 45 | 3.0% | 5.0% |
| 54 | 5.0% | 15.0% |
| 72 | 10.0% | 35.0% |
| 90 | 28.0% | 55.0% |
| 108 | 50.0% | 75.5% |
| 126 | 75.0% | 95.5% |
| 130 | 80.0% | 100.0% |
| 140 | 95.0% | 100.0% |
| 144 | 100.0% | 100.0% |
| 162 | 100.0% | 100.0% |
| 180 | 100.0% | 100.0% |

To regulate an average LED current in a single stage architecture the instantaneous LED current can have as much as $\pm 50\%$ ripple component (this ripple component depends on the value of C_{out} capacitor and LED string dynamic resistance). The OTA must work linearly while a voltage with ripple is applied. The transconductance (G_m) value is set as low as $100 \mu\text{S}$ and the minimal output current capability is at $\pm 40 \mu\text{A}$ to ensure the OTA linear operation, without entering the saturation level.

Dimming Presence Sensing

The conduction angle of the dimmer is sensed through pin ACC_TH. The rectified and dimmed V_{in} voltage (see Figure 1) appears on pin ACC_TH divided by the resistor bridge composed of R_{acc_top} and R_{acc_bot} . The ACC_TH voltage is equal to:

$$V_{ACC_TH} = K_{acc} \cdot V_{in} \quad (\text{eq. 2})$$

where:

$$K_{acc} = \frac{R_{acc_bot}}{R_{acc_bot} + R_{acc_top}} \quad (\text{eq. 3})$$




Figure 31. ACC_TH Pin Waveforms and Max/Min Detectable Dimmer Conduction Angles

Voltage sensed at the ACC_TH pin is compared to the V_{ACC_TH} reference voltage (see Figure 31) in order to generate a digital signal (DIM/DIMbar) (see Figure 2 and Figure 32). The DIM/DIMbar signal is used as the input of the block named “Vref processing block”. Every half period of the mains voltage, the “Vref processing block” computes and holds the dimmer duty cycle and sets the corresponding V_{REF} voltage.

Unless the minimum peak current at CS1 pin reaches the V_{ILIM_MIN} level the internal power MOSFET connected

between DRAIN and CS pins is kept open to avoid a leakage current of the dimmer from charging the C_{in} capacitor (see Figure 1) and providing a low impedance path for “SMART” dimmer operation.

CA is the Dimmer Conduction Angle expressed in degrees and can be calculated based on the Dimmer Conduction Time t_{CA} (see Figure 32) and the AC mains frequency f_{mains} described in the following formula:

$$CA = 360 \cdot t_{CA} \cdot f_{mains} \quad (\text{eq. 4})$$




Figure 32. Dimming Waveforms

Detailed Description of the V_{REF} Processing

The conduction angle is obtained by the digital division of the sampled values of the conduction time and the period. The conduction time is counted by the timer A over the both periods of mains as the period of mains. This type of sensing decreases the dimming system sensitivity to the asymmetry of the dimming triac and reduces flickering. The conducting angle is obtained as the ratio of Timer A (conduction time) and Timer B (the mains period). Please refer to Figure 33 and Figure 34.

$$CA = \frac{2 \cdot T_{on}}{2 \cdot T} \quad (\text{eq. 5})$$

The additional IIR filters and the conduction angle lockout for 32 cycles of the rectified mains signal helps to reduce flickering caused by the differing leading edges and quantization error of the A/D conversion at TF pin and CA measurement.




Figure 33. Detailed Block Schematic of the Conduction Angle Measurement and the V_{REF} Processing




Figure 34. Time Diagram of the Implemented Conduction Angle Measurement

The minimum current set-point feature is implemented. It starts play a role in case when the Vref is so small that the current set-point observed at CS1 pin is below the V_{ILIM_MIN} level. Then the regulation loop requirement is ignored and higher level of current set-point V_{ILIM_MIN} is

applied. This feature sets the minimum current to avoid the current loop cut off when the triac dimming is applied. This feature increases the compatibility with the most of the triac dimmers.




Figure 35. The Minimum Current Set-Point Effect to Keep the Loop Current

Table 5. OPERATING MODES AND PROTECTION MODES

| Event | Timer Protection | Next Device Status | Release to Normal Operation Mode |
|---|----------------------|--|--|
| Overcurrent V _{ILIM} = 1.0 V | N/A | Normal Operation | N/A |
| Reduced Peak Current V _{ILIM_MIN} = 0.35 V | N/A | Normal Operation | N/A |
| Winding Short V _{sense1} > V _{CS1(stop)} | 4 Consecutive Pulses | Latch | V _{CC} < V _{CC(reset)} |
| Low Supply V _{CC} < V _{CC(off)} | 10 μs Timer | Device Stops | V _{CC} > V _{CC(on)} |
| Thermal Fold-back Event V _{OTP} < V _{TF(start)} | Immediate Reaction | Reduced Output Current, Thermal Fold-back | V _{OTP} > V _{TF(start)} |
| Output Overvoltage V _{OVP} > V _{OVP(off)} | 20 μs Timer | Device Stops | V _{OVP} < V _{OVP(on)} V _{CC} > V _{CC(on)} |
| Overvoltage Pin Shorted to GND V _{OVP} < V _{UVP} | Immediate Reaction | Device Stops | V _{CC} < V _{CC(reset)} |
| Internal TSD | 10 μs Timer | Device Stops | (V _{CC} > V _{CC(on)})&TSDb |

CS2 ZCD Timeout Protection

The second CS2 pin has an additional feature. In case of very low average current is regulated the CS2 voltage can be too low. The CS2 sensed voltage can be too low so that the

CS2 ZCD is not detected. To avoid stopping the device under this condition the ZCD timeout feature is added. If no ZCD event is detected until the ZCD timer ($t_{ZCD(timeout)}$) elapses the internal cascode switch is turned on anyway.




Figure 36. CS2 Pin ZCD Timeout Protection – Principal Diagram

Protection Against a Winding Short

Under some conditions, such as a winding short-circuit of the boost inductor, the on-time duration is at a minimum (based on the internal propagation delay of the detector and LEB duration). In this event, the current sense voltage increases above V_{ILIM} , because the controller is blanked due to the LEB time and fast current slope. Dangerously high current can occur in the system if nothing is done to stop the controller. To avoid this, an additional fast comparator senses when a voltage on the current sense pin CS1 reaches $V_{CS1(stop)} = 1.5 \cdot V_{ILIM}$. If the fast comparator toggles 4 times, the controller immediately enters a protection mode. See the block diagram at Figure 2 for more details.

Overvoltage Protection

An overvoltage condition, for example if the LED string is open, can be sensed at V_{out} voltage by the external resistor divider comprised of R_{ovp_top} and R_{ovp_bot} resistors (see Figure 37) which is connected to the OVP pin. If the voltage of the OVP pin exceeds the $V_{OVP(off)}$ reference voltage, the OVP fault state goes high and the switching regulator stops switching. When the voltage at OVP pin drops below the $V_{OVP(on)}$ the device starts switching again. In addition the OVP input also has under-voltage protection (UVP) to ensure the resistor divider is properly connected. If the voltage at OVP pin is below the V_{UVP} threshold the device stops.




Figure 37. Overvoltage Protection Circuit

Thermal Fold-Back

The thermal fold-back circuit reduces the current supplying to the LED string if the temperature monitored by an external NTC resistor is too high.

The current is reduced down to 0% of its nominal value. The thermal fold-back starting temperature depends on the NTC resistor value selected by the power supply designer.

The TF pin allows the direct connection of an NTC. When the TF pin voltage V_{TF} drops below $V_{TF(start)}$, the internal reference for the constant current control V_{REF} is decreased proportionally to V_{TF} . When V_{TF} reaches $V_{TF(10\%)}$, V_{REF} is

set to V_{REF10} , corresponding to 10% of the required output current. If V_{TF} drops below $V_{TF(10\%)}$ the switching regulator still reduces the V_{REF} . If V_{REF} drops below the 5% of its required value then the switching regulator enters the stop mode.

The thermal fold-back and OTP thresholds correspond roughly to the following resistances:

- Thermal fold-back starts when $R_{NTC} \leq 11.76 \text{ k}\Omega$.
- Thermal fold-back sets the 10% of V_{REF} when $R_{NTC} \leq 5.88 \text{ k}\Omega$.




Figure 38. Output Current Reduction vs. TF Pin Voltage

NCL30167

At startup, when V_{CC} reaches $V_{CC(ON)}$, the TF pin sensing is blanked for at least 300 μs in order to allow the TF pin voltage to reach its nominal value if a filtering capacitor is connected to the TF pin. This is to avoid flickering of the LED light in case of over temperature or noise coupled to TF pin. The maximum value of OTP pin capacitor is given by

the following formula (The standard start-up condition is considered and the NTC current is neglected):

$$C_{TF \text{ max}} = \frac{t_{TF(\text{blank})\text{min}} \cdot I_{TF \text{ min}}}{V_{TF(\text{start})\text{max}}} \quad (\text{eq. 6})$$

$$= \frac{200 \cdot 10^{-6} \cdot 80 \cdot 10^{-6}}{1.06} \text{ F} = 15.1 \text{ nF}$$




Figure 39. Thermal Fold-Back Circuitry





Figure 40. Typical Thermal Fold-Back Characteristics when the 330 k Ω NTC and 39 k Ω Parallel Resistor are Connected to TF Pin

Temperature Shutdown





The NCL30167 includes a temperature shutdown protection with a trip point typically at 150°C and the typical hysteresis of 30°C. When the temperature rises above the high threshold, the switcher stops switching

instantaneously, and goes to the stop mode with low power consumption. Specific blocks are still powered from the V_{CC} supply to keep the TSD information. When the temperature falls below the low threshold, the device restarts. See the status diagrams at the Figure 29.



SOIC-10 NB
CASE 751BQ
ISSUE B


DATE 26 NOV 2013




- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.10mm TOTAL IN EXCESS OF 'b' AT MAXIMUM MATERIAL CONDITION.
 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15mm PER SIDE. DIMENSIONS D AND E ARE DETERMINED AT DATUM F.
 5. DIMENSIONS A AND B ARE TO BE DETERMINED AT DATUM F.
 6. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

| DIM | MILLIMETERS | |
|-----|-------------|------|
| | MIN | MAX |
| A | 1.25 | 1.75 |
| A1 | 0.10 | 0.25 |
| A3 | 0.17 | 0.25 |
| b | 0.31 | 0.51 |
| D | 4.80 | 5.00 |
| E | 3.80 | 4.00 |
| e | 1.00 BSC | |
| H | 5.80 | 6.20 |
| h | 0.37 REF | |
| L | 0.40 | 0.80 |
| L2 | 0.25 BSC | |
| M | 0° | 8° |

RECOMMENDED
SOLDERING FOOTPRINT*



GENERIC
MARKING DIAGRAM*



- XXXXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
▪ = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G", may or not be present.

*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

| | | |
|------------------|-------------|---|
| DOCUMENT NUMBER: | 98AON52341E | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION: | SOIC-10 NB | PAGE 1 OF 1 |

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

