

# 2.5 V/3.3 V 3.0 GHz Differential 1:4 CML Fanout Buffer

## Multi-Level Inputs with Internal Termination **NB6L14M**

#### Description

The NB6L14M is a 3.0 GHz differential 1:4 CML clock or data fanout buffer. The differential inputs incorporate internal 50  $\Omega$  termination resistors that are accessed through the VT pin. This feature allows the NB6L14M to accept various logic standards, such as LVPECL, CML, or LVDS logic levels. The 16 mA differential CML outputs provide matching internal 50  $\Omega$  terminations and produce 400 mV output swings when externally terminated with a 50  $\Omega$  resistor to  $V_{CC}$ . The  $V_{REFAC}$  reference output can be used to rebias capacitor—coupled differential or single—ended input signals. The 1:4 fanout design was optimized for low output skew applications.

The NB6L14M is a member of the ECLinPS MAX<sup>™</sup> family of high performance clock and data products.


#### **Features**

- Input Clock Frequency > 3.0 GHz
- Input Data Rate > 2.5 Gb/s
- < 20 ps Within Device Output Skew
- 350 ps Typical Propagation Delay
- 90 ps Typical Rise and Fall Times
- Differential CML Outputs, 340 mV Amplitude, Typical
- CML Mode Operating Range: V<sub>CC</sub> = 2.375 V to 3.63 V with GND = 0 V
- Internal Input and Output Termination Resistors, 50  $\Omega$
- V<sub>REFAC</sub> Reference Output Voltage
- -40°C to +85°C Ambient Operating Temperature
- Available in 3 mm x 3 mm 16 Pin QFN
- These are Pb-Free Devices

#### MARKING DIAGRAM\*



#### QFN-16 MN SUFFIX CASE 485G



A = Assembly Location

L = Wafer Lot
Y = Year
W = Work Week
= Pb-Free Package

(Note: Microdot may be in either location)

\*For additional marking information, refer to Application Note AND8002/D.





Figure 1. Simplified Logic Diagram

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

1



(Top View)

Figure 3. Logic Diagram

**Table 1. EN TRUTH TABLE** 

IN	ĪN	EN	Q0:Q3	Q0:Q3
0	1	1	0	1
1	0	1	1	0
x	х	0	0+	1+

<sup>+ =</sup> On next negative transition of the input signal (IN).

#### **Table 2. PIN DESCRIPTION**

Pin	Name	I/O	Description
1	Q1	CML Output	Non–inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to $V_{CC}$ .
2	Q1	CML Output	Inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to V $_{CC}$ .
3	Q2	CML Output	Non–inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to $V_{CC}$ .
4	Q2	CML Output	Inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to V <sub>CC</sub> .
5	Q3	CML Output	Non–inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to V <sub>CC</sub> .
6	Q3	CML Output	Inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to V <sub>CC</sub> .
7	V <sub>CC</sub>	-	Positive Supply Voltage
8	EN	LVTTL/LVCMOS	Synchronous Output Enable. When LOW, Q outputs will go LOW and $\overline{Q}$ outputs will go HIGH on the next negative transition of IN input. The internal $D_{FF}$ register is clocked on the falling edge of IN input (see Figure 16). The EN pin has an internal pullup resistor and defaults HIGH when left open.
9	ĪN	LVPECL, CML, LVDS	Inverted Differential Clock Input. Internal 50 $\Omega$ Resistor to Termination Pin, VT.
10	V <sub>REFAC</sub>		Output Voltage Reference for capacitor–coupled inputs, only.
11	VT		Internal 100 $\Omega$ center–tapped Termination Pin for IN and $\overline{\text{IN}}$ .
12	IN	LVPECL, CML, LVDS	Non-inverted Differential Clock Input. Internal 50 $\Omega$ Resistor to Termination Pin, VT.
13	GND	-	Negative Supply Voltage
14	V <sub>CC</sub>	-	Positive Supply Voltage
15	Q0	CML Output	Noninverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to $V_{CC}$ .
16	Q0	CML Output	Inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to $V_{CC}$ .
-	EP	-	The Exposed Pad (EP) on the QFN–16 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat–sinking conduit. The pad is not electrically connected to the die, but is recommended to be electrically and thermally connected to GND on the PC board.

<sup>1.</sup> In the differential configuration when the input termination pin VT, is connected to a common termination voltage or left open, and if no signal is applied on IN/IN inputs, then the device will be susceptible to self–oscillation.

x = Don't care.

**Table 3. ATTRIBUTES** 

Characteris	Value		
ESD Protection	Human Body Model Machine Mode	> 2 kV > 200 V	
Moisture Sensitivity (Note 2)	QFN-16	Level 1	
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
Transistor Count	167		
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test			

<sup>2.</sup> For additional information, see Application Note AND8003/D.

#### **Table 4. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	Positive Power Supply	GND = 0 V		4.0	V
V <sub>Io</sub>	Positive Input/Output	GND = 0 V	$-0.5 \text{ V} \le \text{V}_{10} \le \text{V}_{CC} + 0.5 \text{ V}$	4.5	V
I <sub>IN</sub>	Input Current Source or Sink Current (IN/IN)			±50	mA
I <sub>VREFAC</sub>	Sink/Source Current			±2.0	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction–to–Ambient) (Note 3)	0 lfpm 500 lfpm	QFN-16 QFN-16	42 35	°C/W °C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	2S2P (Note 3)	QFN-16	4	°C/W
T <sub>sol</sub>	Wave Solder Pb-Free			265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

3. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 5. DC CHARACTERISTICS, Multi-Level Inputs, CML Outputs

 $V_{CC}$  = 2.375 V to 3.63 V, GND = 0 V,  $T_A$  = -40°C to +85°C

Symbol	Characteristic	Min	Тур	Max	Unit
I <sub>CC</sub>	Power Supply Current (Inputs and Outputs Open)	80	100	130	mA
CML OUTPU	UT (Notes 4 and 5)				
V <sub>OH</sub>	Output HIGH Voltage $ \begin{array}{c} V_{CC} = 3.3 \ V \\ V_{CC} = 2.5 \ V \end{array} $	V <sub>CC</sub> - 40 3260 2460	V <sub>CC</sub> - 10 3290 2490	V <sub>CC</sub> 3300 2500	mV
V <sub>OL</sub>	Output LOW Voltage $ \begin{array}{c} V_{CC} = 3.3 \ V \\ V_{CC} = 2.5 \ V \end{array} $	V <sub>CC</sub> – 500 2800 2000	V <sub>CC</sub> - 400 2900 2100	V <sub>CC</sub> - 300 3000 2200	mV
DIFFERENT	TAL INPUT DRIVEN SINGLE-ENDED (See Figures 5 and 6)				
V <sub>th</sub>	Input Threshold Reference Voltage Range (Note 6)	1100		V <sub>CC</sub> – 100	mV
V <sub>IH</sub>	Single–Ended Input High Voltage	V <sub>th</sub> + 100		V <sub>CC</sub>	mV
V <sub>IL</sub>	Single-Ended Input LOW Voltage	GND		V <sub>th</sub> – 100	mV
V <sub>ISE</sub>	Single-Ended Input Voltage Amplitude (V <sub>IH</sub> - V <sub>IL</sub> )	200		V <sub>CC</sub> – GND	mV
V <sub>REFAC</sub>					
V <sub>REFAC</sub>	Output Reference Voltage (V <sub>CC</sub> ≥ 2.5 V)	V <sub>CC</sub> – 1525	V <sub>CC</sub> – 1425	V <sub>CC</sub> – 1325	mV
DIFFERENT	TAL INPUTS DRIVEN DIFFERENTIALLY (See Figures 7 and	8) (Note 7)			
V <sub>IHD</sub>	Differential Input HIGH Voltage	1200		V <sub>CC</sub>	mV
V <sub>ILD</sub>	Differential Input LOW Voltage	GND		V <sub>IHD</sub> – 100	mV
$V_{ID}$	Differential Input Voltage (IN-IN) (V <sub>IHD</sub> -V <sub>ILD</sub> )	100		V <sub>CC</sub> – GND	mV
V <sub>CMR</sub>	Input Common Mode Range (Differential Configuration) (Note 8)	950		V <sub>CC</sub> – 50	mV
I <sub>IH</sub>	Input HIGH Current IN/IN (VT Open)	-150		+150	μΑ
I <sub>IL</sub>	Input LOW Current IN/ĪN (VT Open)	-150		+150	μΑ
LVTTL/LVCI	MOS INPUT DC ELECTRICAL CHARACTERISTICS				
V <sub>IH</sub>	Input HIGH Voltage	2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage	GND		0.8	V
I <sub>IH</sub>	Input HIGH Current, V <sub>CC</sub> = V <sub>IN</sub> = 3.63 V	-150		+150	μΑ
I <sub>IL</sub>	Input LOW Current, V <sub>CC</sub> = 3.63 V, V <sub>IN</sub> = 0 V	-150		+150	μΑ
TERMINATION	ON RESISTORS				
R <sub>TIN</sub>	Internal Input Termination Resistor (IN to VT)	40	50	60	Ω
R <sub>DIFF_IN</sub>	Differential Input Resistance (IN to $\overline{\text{IN}}$ )	80	100	120	Ω
R <sub>TOUT</sub>	Internal Output Termination Resistor	40	50	60	Ω

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 4. CML outputs loaded with 50  $\Omega$  to  $V_{CC}$  for proper operation.

- CIVIL Outputs loaded with 50 ½ to V<sub>CC</sub> for proper operation.
  Input and output parameters vary 1:1 with V<sub>CC</sub>.
  V<sub>th</sub> is applied to the complementary input when operating in single–ended mode.
  V<sub>IHD</sub>, V<sub>ILD</sub>, V<sub>ID</sub> and V<sub>CMR</sub> parameters must be complied with simultaneously.
  V<sub>CMR</sub> minimum varies 1:1 with GND, V<sub>CMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>CMR</sub> range is referenced to the most positive side of the differential input signal.

Table 6. AC CHARACTERISTICS  $V_{CC}$  = 2.375 V to 3.63 V, GND = 0 V,  $T_A$  = -40°C to +85°C (Note 9)

Symbol	Characteristic		Min	Тур	Max	Unit
V <sub>OUTPP</sub>	Output Voltage Amplitude (@ V <sub>INPPmin</sub> ) (Not	e 10) f <sub>in</sub> ≤ 2.5 GHz .5 GHz ≤ f <sub>in</sub> ≤ 3.0 GHz	180 100	340 250		mV
f <sub>DATA</sub>	Maximum Operating Data Rate			2.5		Gb/s
t <sub>PD</sub>	Propagation Delay	IN to Q	230	350	480	ps
t <sub>S</sub>	Set-Up Time (Note 11)	EN to IN, IN	300			ps
t <sub>H</sub>	Hold Time (Note 11)	EN to IN, ĪN	300			ps
t <sub>SKEW</sub>	Within–Device Skew (Note 12) Device–to–Device Skew (Note 13)			5.0	20 80	ps
t <sub>DC</sub>	Output Clock Duty Cycle (Referenced Duty Cycle = 50%)	f <sub>in</sub> ≤ 3.0 GHz	40	50	60	%
t <sub>JITTER</sub>	RMS Random Jitter (Note 14)  Peak-to-Peak Data Dependent Jitter (Note 15)	$f_{IN} \le 3.0 \text{ GHz}$ $f_{DATA} \le 3.0 \text{ Gb/s}$		0.2 20	0.5	ps
V <sub>INPP</sub>	Input Voltage Swing/Sensitivity (Differential Configuration) (Note 10)		100		V <sub>CC</sub> – GND	mV
t <sub>r</sub> ,t <sub>f</sub>	Output Rise/Fall Times (20%–80%)			90	150	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

<sup>9.</sup> Measured by forcing  $V_{INPP}$  (minimum) from a 50% duty cycle clock source. All loading with an external  $R_L$  = 50  $\Omega$  to  $V_{CC}$ . Input edge rates 40 ps (20%-80%).

<sup>10.</sup> Input and output voltage swing is a single–ended measurement operating in differential mode.

<sup>11.</sup> Set-up and hold times apply to synchronous applications that intend to enable/disable before the next clock cycle. For asynchronous applications, set—up and hold times do not apply.

12. Within device skew is measured between two different outputs under identical power supply, temperature and input conditions.

<sup>13.</sup> Device to device skew is measured between outputs under identical transition @ 0.5 GHz.

<sup>14.</sup> Additive RMS jitter with 50% duty cycle clock signal.

<sup>15.</sup> Additive peak-to-peak data dependent jitter with input NRZ data at PRBS 23-1 and K28.5 at 2.5 Gb/s.




Figure 4. Input Structure




Figure 5. Differential Input Driven Single-Ended




Figure 6. V<sub>th</sub> Diagram




Figure 7. Differential Inputs Driven Differentially




Figure 8. V<sub>CMR</sub> Diagram




Figure 9. AC Reference Measurement




Figure 10. CML Interface

Figure 11. LVDS Interface





Figure 12. Standard 50  $\Omega$  Load CML Interface






Figure 15. Output Voltage Amplitude (V<sub>OUTPP</sub>) versus Output Frequency at Ambient Temperature (Typical)




Figure 16. EN Timing Diagram




Figure 17. CML Output Structure




Figure 18. Typical CML Termination for Output Driver and Device Evaluation

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NB6L14MMNG	QFN-16, 3x3 mm (Pb-Free)	123 Units / Rail
NB6L14MMNR2G	QFN-16, 3x3 mm (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ECLinPS MAX is trademark of Semiconductor Components Industries, LLC (SCILLC).





PIN ONE

LOCATION

2X 0.10 C

2X 0.10 C


#### QFN16 3x3, 0.5P CASE 485G

ISSUE G


**DATE 08 OCT 2021** 

#### NOTES:

- I. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS.
  THE TERMINALS.




DETAIL B
ALTERNATE
CONSTRUCTIONS




DETAIL A
ALTERNATE TERMINAL
CONSTRUCTIONS

	MILLIME		
DIM	MIN.	N□M.	MAX.
Α	0.80	0.90	1.00
A1	0.00	0.03	0.05
A3		0.20 REF	
b	0.18	0.24	0.30
D	3.00 B2C		
DS	1.65	1.75	1.85
Ε		3.00 BSC	;
E2	1.65	1.75	1.85
e	0.50 BSC		
k	0.18 TYP		
L	0.30	0.40	0.50
L1	0.00	0.08	0.15

#### MOUNTING FOOTPRINT






回

Α

В

Ē





BOTTOM VIEW

### GENERIC MARKING DIAGRAM\*



XXXXX = Specific Device Code A = Assembly Location

L = Wafer Lot
Y = Year
W = Work Week
Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON04795D	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	QFN16 3X3, 0.5P		PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales