# **ON Semiconductor**

# Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

Preferred Device

# **Power MOSFET** 7 Amps, 200 Volts

# N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I<sub>DSS</sub> and V<sub>DS(on)</sub> Specified at Elevated Temperature

#### **MAXIMUM RATINGS** (T<sub>C</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	200	Vdc
Drain-to-Gate Voltage (R <sub>GS</sub> = 1.0 MΩ)	$V_{DGR}$	200	Vdc
Gate-to-Source Voltage - Continuous - Non-Repetitive (t <sub>p</sub> ≤ 10 ms)	V <sub>GS</sub> V <sub>GSM</sub>	±20 ±40	Vdc Vpk
Drain Current - Continuous - Continuous @ $100^{\circ}$ C - Single Pulse ( $t_p \le 10 \mu s$ )	I <sub>D</sub> I <sub>D</sub>	7.0 3.8 21	Adc Apk
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	50 0.4	Watts W/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^{\circ}\text{C}$ ( $V_{DD} = 80 \text{ Vdc}$ , $V_{GS} = 10 \text{ Vdc}$ , Peak $I_L = 7.0 \text{ Adc}$ , $L = 10 \text{ mH}$ , $R_G = 25 \Omega$ )	E <sub>AS</sub>	74	mJ
Thermal Resistance  – Junction to Case  – Junction to Ambient	R <sub>θJC</sub> R <sub>θJA</sub>	2.5 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	T <sub>L</sub>	260	°C




### ON Semiconductor™


http://onsemi.com

# 7 AMPERES **200 VOLTS**

 $R_{DS(on)} = 700 \text{ m}\Omega$ 



#### MARKING DIAGRAM **& PIN ASSIGNMENT**



MTP7N20E = Device Code LL = Location Code = Year ww = Work Week

#### **ORDERING INFORMATION**

Device	Package	Shipping	
MTP7N20E	TO-220AB	50 Units/Rail	

Preferred devices are recommended choices for future use and best overall value

### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS		•			•	
Drain-to-Source Breakdown Volta	ge	V <sub>(BR)DSS</sub>				
$(V_{GS} = 0 \text{ Vdc}, I_D = 0.25 \text{ mAdc})$	, ,	200	_	_	Vdc	
Temperature Coefficient (positive)			-	689	-	mV/°C
Zero Gate Voltage Drain Current		I <sub>DSS</sub>			10	μAdc
$(V_{DS} = 200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T$	ı = 125°C)		_	_	100	
Gate–Body Leakage Current (V <sub>GS</sub>	I <sub>GSS</sub>	_	_	100	nAdc	
ON CHARACTERISTICS (Note 1)		1 .033				
Gate Threshold Voltage		V <sub>GS(th)</sub>				
$(V_{DS} = V_{GS}, I_{D} = 250 \mu\text{Adc})$		GG(III)	2.0	3.1	4.0	Vdc
Temperature Coefficient (negative)			-	7.1	-	mV/°C
Static Drain-to-Source On-Resist	ance ( $V_{GS} = 10 \text{ Vdc}$ , $I_D = 3.5 \text{ Adc}$ )	R <sub>DS(on)</sub>	_	0.46	0.7	Ohm
Drain-to-Source On-Voltage		V <sub>DS(on)</sub>		2.4	60	Vdc
$(V_{GS} = 10 \text{ Vdc}, I_D = 7.0 \text{ Adc})$ $(V_{GS} = 10 \text{ Vdc}, I_D = 3.5 \text{ Adc}, T_J)$	- 125°C)		_	3.4	5.9 5.1	
Forward Transconductance (V <sub>DS</sub> =		g <sub>FS</sub>	1.5			mhos
DYNAMIC CHARACTERISTICS	14 Vuc, 10 = 3.3 Auc)	TFS	1.5	10	_	111103
Input Capacitance		C <sub>iss</sub>	Ó	342	480	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$			92	130	Pi
Reverse Transfer Capacitance	f = 1.0 MHz)	Coss	<u> </u>	27	55	-
SWITCHING CHARACTERISTICS (	Note 2)	C <sub>rss</sub>		21	55	<u> </u>
Turn-On Delay Time	Note 2)	03()		8.8	17.6	ne
Rise Time	70	<sup>t</sup> d(on)	\Q'\	29	58	ns
Turn-Off Delay Time	$(V_{DD} = 100 \text{ Vdc}, I_D = 7.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc}, R_g = 9.1 \Omega)$	t <sub>r</sub>	X -	29	44	-
Fall Time	1.63 1.6 1.63, 1.9 6.1.12,	t <sub>d(off)</sub>	_	20	40.8	-
Gate Charge		16	_	13.7	21	nC
(See Figure 8)		$Q_T$	_	3.3	21	110
(See Figure 6)	$(V_{DS} = 160 \text{ Vdc}, I_{D} = 7.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$		_	6.6	_	1
	163	$\frac{Q_2}{Q_3}$	_	5.9	_	_
SOURCE-DRAIN DIODE CHARAC	TERISTICS	Q3	_	5.9	_	1
Forward On–Voltage (Note 1)	$(I_S = 7.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V <sub>SD</sub>				Vdc
1 of ward on voltage (Note 1)	$(I_S = 7.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 7.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	V SD	_	1.02	1.2	Vuc
	T <sub>J</sub> = 125°C)		-	0.9	_	
Reverse Recovery Time		t <sub>rr</sub>	_	138	-	ns
(See Figure 14)	$(I_S = 7.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	t <sub>a</sub>	-	93	-	
	$dl_{S}/dt = 100 \text{ A/us}$	t <sub>b</sub>	-	45	-	
Reverse Recovery Stored Charge	C. C.	Q <sub>RR</sub>	_	0.74	_	μC
INTERNAL PACKAGE INDUCTANO	CE					
Internal Drain Inductance		L <sub>d</sub>				nΗ
(Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)			-	3.5 4.5	_	
	.20 Horri package to center of die)	1	_	4.0	_	-
Internal Source Inductance	L <sub>s</sub>		7.5	1		

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.
 Switching characteristics are independent of operating junction temperature.

#### TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

#### POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$
  
$$t_f = Q_2 \times R_G/V_{GSP}$$

where

 $V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$  $R_G$  = the gate drive resistance

and Q<sub>2</sub> and V<sub>GSP</sub> are read from the gate charge curve.

During the turn—on and turn—off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G \ C_{iss} \ In \ [V_{GG}/(V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on–state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

#### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

#### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain—to—source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance—General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r$ , $t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed ( $T_{J(MAX)} - T_C$ )/( $R_{\theta JC}$ ).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current (I<sub>DM</sub>), the energy rating is specified at rated continuous current (I<sub>D</sub>), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I<sub>D</sub> can safely be assumed to equal the values indicated.

#### SAFE OPERATING AREA





Figure 11. Maximum Rated Forward Biased **Safe Operating Area** 

Figure 12. Maximum Avalanche Energy versus **Starting Junction Temperature** 








Figure 14. Diode Reverse Recovery Waveform

#### **PACKAGE DIMENSIONS**

#### **TO-220 THREE-LEAD** TO-220AB

CASE 221A-09 **ISSUE AA** 





#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 114.5M, 1982. CONTROLLING DIMENSION: INCH. DIMENSION 2 DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
B	0.380	0.405	9.66	10.28
C	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
Н	0.110	0.155	2.80	3.93
J	0.018	0.025	0.46	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
_ V	0.045		1.15	
Z		0.080		2.04



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

#### N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET) Email: ONlit–german@hibbertco.com

nch Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET) Email: ONlit–french@hibbertco.com

English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

#### EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, UK, Ireland

#### CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access -

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

Email. ONIII-asia@nibbenco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141–0031

**Phone**: 81–3–5740–2700 **Email**: r14525@onsemi.com

#### ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.