

# 8-Bit Shift Register with Output Latches

### **MM74HC595**

#### **General Description**

The MM74HC595 high–speed shift register utilizes advanced silicon–gate CMOS technology. This device possesses the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS–TTL loads.

This device contains an eight-bit serial-in, parallel-out, shift register that feeds an eight-bit D-type storage register. The storage register has eight 3-state outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct-overriding clear, serial input, and serial output (standard) pins for cascading. Both the shift register and storage register use positive-edge triggered clocks. If both clocks are connected together, the shift register state is one clock pulse ahead of the storage register.

The 74HC logic family is speed, function, and pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{CC}$  and ground.

#### **Features**

- Low Quiescent Current: 160 μA Maximum (74HC Series)
- Low Input Current: 1 μA Maximum
- 8-Bit Serial-In, Parallel-Out Shift Register with Storage
- Wide Operating Voltage Range: 2 V-6 V
- Cascadable
- Shift Register has Direct Clear
- Guaranteed Shift Frequency: DC to 30 MHz
- This Device is Pb-Free and is RoHS Compliant



SOIC-16 CASE 751B-05





TSSOP 16 CASE 948AH-01



TSSOP-16 CASE 948F-01

#### **MARKING DIAGRAMS**





XXXXXX = Specific Device Code
A = Assembly Location
WL, L = Wafer Lot Number

Y = Year WW, YW = Work Week

1

#### ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet

#### **Block Diagram**




Figure 1. Logic Diagram (Positive Logic)

#### **Pin Configuration**




Figure 2. Pin Configuration

#### **PIN DEFINITIONS**

Pin No.	Symbol	Description
1	$Q_{B}$	Output Bit B
2	$Q_{\mathbb{C}}$	Output Bit C
3	$Q_D$	Output Bit D
4	Q <sub>E</sub>	Output Bit E
5	Q <sub>F</sub>	Output Bit F
6	$Q_{G}$	Output Bit G
7	Q <sub>H</sub>	Output Bit H
8	GND	Ground
9	Q' <sub>H</sub>	Serial Data Output
10	SCLR	Shift Register Clear
11	SCK	Shift Register Clock Input
12	RCK	Storage Register Clock Input
13	G	Output Enable
14	SER	Serial Data Input
15	QA	Output Bit A
16	V <sub>CC</sub>	Supply Voltage

#### **TRUTH TABLE**

RCK	SCK	SCLR	G	Function			
X	Х	Х	Н	QA through Q <sub>H</sub> = 3-state			
X	Х	L	L	Shift register clocked; Q' <sub>H</sub> = 0			
X	1	Н	L	Shift register clocked; $Q_N = Q_{n-1}$ , $Q_0 = SER$			
1	Х	Н	L	Contents of shift; register transferred to output latches			

NOTES: L = Logic Level LOW

H = Logic Level HIGH

X = Don't Care

 $\uparrow$  = Transition from LOW to HIGH level

#### ABSOLUTE MAXIMUM RATINGS (Note 1)

Symbol	Rating		Min	Max	Unit
V <sub>CC</sub>	Supply Voltage		-0.5	6.5	V
V <sub>IN</sub>	DC Input Voltage		-0.5	V <sub>CC</sub> + 0.5	V
V <sub>OUT</sub>	DC Output Voltage		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub> , I <sub>OK</sub>	Clamp Diode Current		±20	mA	
I <sub>OUT</sub>	DC Output Current, per pin		±35	mA	
I <sub>CC</sub>	DC VCC or GND Current, per pin			±70	mA
T <sub>STG</sub>	Storage Temperature Range		-65	+150	°C
$P_{D}$	Power Dissipation	SOIC Package only		500	mW
TL	Lead Temperature		+260	°C	
ESD	Electrostatic Discharge Capability		4000	V	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Unless otherwise specified all voltages are referenced to ground.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit	
V <sub>CC</sub>	Supply Voltage	2	6	V	
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input or Output Voltage	0	V <sub>CC</sub>	V	
T <sub>A</sub>	Operating Temperature Range		-55	+125	°C
t <sub>R</sub> , t <sub>F</sub>	Input Rise and Fall Times V <sub>CC</sub> = 2.0 V		-	1000	ns
		V <sub>CC</sub> = 4.5 V	-	500	
		V <sub>CC</sub> = 6.0 V	=	400	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS** (Note 2)

					T <sub>A</sub> =	25°C	T <sub>A</sub> = −40 to 85°C	T <sub>A</sub> = -55 to 125°C	
Symbol	Parameter	Cond	itions	Vcc	Тур		Guaranteed L	imits	Unit
V <sub>IH</sub>	Minimum HIGH Level Input Voltage			2.0 V 4.5 V 6.0 V		1.50 3.15 4.20	1.50 3.15 4.20	1.50 3.15 4.20	V V V
V <sub>IL</sub>	Minimum LOW Level Input Voltage			2.0 V 4.5 V 6.0 V		0.50 1.35 1.80	0.50 1.35 1.80	0.50 1.35 1.80	V V V
V <sub>OH</sub>	Minimum HIGH Level Output Voltage	$V_{IN} = V_{IH}$ or $V_{IL}$	I <sub>OUT</sub>   ≤ 20 μA	2.0 V 4.5 V 6.0 V	2.00 4.50 6.00	1.90 4.40 5.90	1.90 4.40 5.90	1.90 4.40 5.90	V V V
	Q' <sub>H</sub>	$V_{IN} = V_{IH}$ or $V_{IL}$	$ I_{OUT}  \le 4.0 \text{ mA}$ $ I_{OUT}  \le 5.2 \text{ mA}$	4.5 V 6.0 V	4.20 5.20	3.98 5.48	3.84 5.34	3.70 5.20	V V
	QA through Q <sub>H</sub>	$V_{IN} = V_{IH}$ or $V_{IL}$	$\begin{aligned}  I_{OUT}  &\leq 6.0 \text{ mA} \\  I_{OUT}  &\leq 7.8 \text{ mA} \end{aligned}$	4.5 V 6.0 V	4.20 5.70	3.98 5.48	3.84 5.34	3.70 5.20	V V
V <sub>OL</sub>	Minimum LOW Level Output Voltage	$V_{IN} = V_{IH}$ or $V_{IL}$	I <sub>OUT</sub>   ≤ 20 μA	2.0 V 4.5 V 6.0 V	0 0 0	0.10 0.10 0.10	0.10 0.10 0.10	0.10 0.10 0.10	V V V
	Q' <sub>H</sub>	$V_{IN} = V_{IH}$ or $V_{IL}$	$ I_{OUT}  \le 4.0 \text{ mA}$ $ I_{OUT}  \le 5.2 \text{ mA}$	4.5 V 6.0 V	0.20 0.20	0.26 0.26	0.33 0.33	0.40 0.40	V V
	QA through Q <sub>H</sub>	$V_{IN} = V_{IH}$ or $V_{IL}$	$ I_{OUT}  \le 6.0 \text{ mA}$ $ I_{OUT}  \le 7.8 \text{ mA}$	4.5 V 6.0 V	0.20 0.20	0.26 0.26	0.33 0.33	0.40 0.40	V V
I <sub>IN</sub>	Maximum Input Output Leakage	V <sub>IN</sub> = V <sub>CC</sub> or GND	,	6.0 V		±0.1	±1.0	±1.0	μΑ
l <sub>OZ</sub>	Maximum 3-STATE Output Leakage	V <sub>OUT</sub> = V <sub>CC</sub> or GND	G = V <sub>IH</sub>	6.0 V		±0.5	±5.0	±10	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	I <sub>OUT</sub> = 0 μA	6.0 V		8.0	80	160	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product

#### **AC ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}, t_r = t_f = 6 \text{ ns})$ 

Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Unit
f <sub>MAX</sub>	Maximum Operating Frequency of SCK		50	30	MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, SCK to Q'H	C <sub>L</sub> = 45 pF	12	20	ns
	Maximum Propagation Delay, RCK to Q <sub>A</sub> thru Q' <sub>H</sub>	]	18	30	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Maximum Output Enable Time from ₲ to Q <sub>A</sub> thru Q' <sub>H</sub>	$R_L = 1 \text{ k}\Omega$ $C_L = 45 \text{ pF}$	17	28	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Maximum Output Disable Time from $\overline{G}$ to $Q_A$ thru $Q'_H$	$R_L = 1 \text{ k}\Omega$ $C_L = 45 \text{ pF}$	15	25	ns
t <sub>S</sub>	Minimum Setup Time from SER to SCK			20	ns
	Minimum Setup Time from SCLR to SCK			20	ns
	Minimum Setup Time from SER to RCK (Note 3)			40	ns

performance may not be indicated by the Electrical Characteristics for the listed test conditions, unless otherwise noted. Floading performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. For a power supply of 5 V ±10% the worst–case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5 V. The 4.5 V values should be used when designing with this supply. Worst–case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5 V and 4.5 V, respectively; V<sub>IH</sub> value at 5.5 V is 3.85 V. The worst case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occur for CMOS at the higher voltage; so the 6.0 V values should be used.

#### AC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}, t_r = t_f = 6 \text{ ns})$ 

Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Unit
t <sub>H</sub>	Minimum Hold Time from SER to SCK			5	ns
t <sub>W</sub>	Minimum Pulse Width of SCK or RCK			16	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = 2.0 \text{ V} - 6.0 \text{ V}, C_L = 50 \text{ pF}, t_r = t_f = 6 \text{ ns}, \text{ unless otherwise specified})$ 

				T <sub>A</sub> =	25°C	T <sub>A</sub> = -40 to 85°C	T <sub>A</sub> = -55 to 125°C	
Symbol	Parameter	Conditions	V <sub>CC</sub>	Тур		Guaranteed L	imits	Unit
f <sub>MAX</sub>	Maximum Operating Frequency	C <sub>L</sub> = 50 pF	2.0 V 4.5 V 6.0 V	10.0 45.0 50.0	6.0 30.0 35.0	4.8 24.0 28.0	4.0 20.0 24.0	ns ns ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, SCK to Q' <sub>H</sub>	$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	2.0 V 2.0 V	58.0 83.0	210.0 294.0	235.0 367.0	315.0 441.0	ns ns
		C <sub>L</sub> = 50 pF C <sub>L</sub> = 150 pF	4.5 V 4.5 V	14.0 17.0	42.0 58.0	53.0 74.0	63.0 88.0	ns ns
		C <sub>L</sub> = 50 pF C <sub>L</sub> = 150 pF	6.0 V 6.0 V	10.0 14.0	36.0 50.0	45.0 63.0	54.0 76.0	ns ns
	Maximum Propagation Delay, RCK to Q <sub>A</sub> thru Q' <sub>H</sub>	$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	2.0 V 2.0 V	70.0 105.0	175.0 245.0	220.0 306.0	265.0 368.0	ns ns
		C <sub>L</sub> = 50 pF C <sub>L</sub> = 150 pF	4.5 V 4.5 V	21.0 28.0	35.0 49.0	44.0 61.0	53.0 74.0	ns ns
		C <sub>L</sub> = 50 pF C <sub>L</sub> = 150 pF	6.0 V 6.0 V	18.0 26.0	30.0 42.0	37.0 53.0	45.0 63.0	ns ns
	Maximum Propagation Delay, SCLR to Q' <sub>H</sub>		2.0 V 4.5 V 6.0 V		175.0 35.0 30.0	221.0 44.0 37.0	261.0 52.0 44.0	ns ns ns
t <sub>PZH</sub> , t <sub>PZL</sub>	$\begin{array}{c} \text{Maximum Output Enable} \\ \text{Time from $\overline{G}$ to $Q_A$ thru $Q'_H$} \end{array}$	$R_L = 1 \text{ k}\Omega \qquad C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	2.0 V 2.0 V	75.0 100.0	175.0 245.0	220.0 306.0	265.0 368.0	ns ns
		C <sub>L</sub> = 50 pF C <sub>L</sub> = 150 pF	4.5 V 4.5 V	15.0 20.0	35.0 49.0	44.0 61.0	53.0 74.0	ns ns
		$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	6.0 V 6.0 V	13.0 17.0	30.0 42.0	37.0 53.0	45.0 63.0	ns ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Maximum Output Disable Time from G to Q <sub>A</sub> thru Q' <sub>H</sub>	$R_L = 1 \text{ k}\Omega$ $C_L = 50 \text{ pF}$	2.0 V 4.5 V 6.0 V	75.0 15.0 13.0	175.0 35.0 30.0	220.0 44.0 37.0	265.0 53.0 45.0	ns ns ns
t <sub>S</sub>	Minimum Setup Time from SER to SCK	$\begin{aligned} R_L &= 1 \text{ k}\Omega \\ C_L &= 50 \text{ pF} \end{aligned}$	2.0 V 4.5 V 6.0 V		100.0 20.0 17.0	125.0 25.0 21.0	150.0 30.0 25.0	ns ns ns
t <sub>R</sub>	Minimum Removal Time from SCLR to SCK		2.0 V 4.5 V 6.0 V		50.0 10.0 9.0	63.0 13.0 11.0	75.0 15.0 13.0	ns ns ns
t <sub>S</sub>	Minimum Setup Time from SCK to RCK		2.0 V 4.5 V 6.0 V		100.0 20.0 17.0	125.0 25.0 21.0	150.0 30.0 26.0	ns ns ns

<sup>3.</sup> This setup time ensures the register will see stable data from the shift-register outputs. The clocks may be connected together in which case the storage register state will be one clock pulse behind the shift register.

#### **ELECTRICAL CHARACTERISTICS** (continued)


(V<sub>CC</sub> = 2.0 V–6.0 V,  $C_L$  = 50 pF,  $t_r$  =  $t_f$  = 6 ns, unless otherwise specified)

				T <sub>A</sub> =	25°C	T <sub>A</sub> = -40 to 85°C	T <sub>A</sub> = -55 to 125°C	
Symbol	Parameter	Conditions	V <sub>CC</sub>	Тур		Guaranteed L	imits	Unit
tн	Minimum Hold Time from SER to SCK		2.0 V 4.5 V 6.0 V		5.0 5.0 5.0	5.0 5.0 5.0	5.0 5.0 5.0	ns ns ns
t <sub>W</sub>	Minimum Pulse Width of SCK or SCLR		2.0 V 4.5 V 6.0 V	30.0 9.0 8.0	80.0 16.0 14.0	100.0 20.0 18.0	120.0 24.0 22.0	ns ns ns
t <sub>R</sub> , t <sub>F</sub>	Maximum Input Rise and Fall Time, Clock		2.0 V 4.5 V 6.0 V		1000.0 500.0 400.0	1000.0 500.0 400.0	1000.0 500.0 400.0	ns ns ns
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output Rise and Fall Time Q <sub>A</sub> -Q <sub>H</sub>		2.0 V 4.5 V 6.0 V	25.0 7.0 6.0	60.0 12.0 10.0	75.0 15.0 13.0	90.0 18.0 15.0	ns ns ns
	Maximum Output Rise and Fall Time Q' <sub>H</sub>		2.0 V 4.5 V 6.0 V		75.0 15.0 13.0	95.0 19.0 16.0	110.0 22.0 19.0	ns ns ns
C <sub>PD</sub>	Power Dissipation Capacitance, Outputs Enabled (Note 4)	G = V <sub>CC</sub> G = GND		90.0 150.0				pF pF
C <sub>IN</sub>	Maximum Input Capacitance			5.0	10.0	10.0	10.0	pF
C <sub>OUT</sub>	Maximum Output Capacitance			15.0	20.0	20.0	20.0	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. C<sub>PD</sub> determines the no load dynamic power consumption, P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup>f + I<sub>CC</sub> V<sub>CC</sub>, and the no load dynamic current consumption,

#### **Timing Diagram**



#### NOTE:

5. Implies that the output is in 3-state mode.

Figure 3. Timing Diagram

 $I_S = C_{PD} V_{CC} f + I_{CC}$ 

#### **ORDERING INFORMATION**

Device	Top Marking	Package	Shipping <sup>†</sup>
MM74HC595M	HC595A	SOIC-16	48 Units / Tube
MM74HC595MX	HC595A	(Pb-Free)	2500 / Tape & Reel
MM74HC595MTC	HC 595A	TSSOP-16 (Pb-Free and Halide Free)	96 Units / Tube
MM74HC595MTCX	HC 595A	TSSOP 16 (Pb-Free and Halide Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.







#### SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

**DATE 18 OCT 2024** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- 5. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.







MILLIMETERS							
DIM	MIN	MAX					
А	1.35	1.55	1.75				
A1	0.10	0.18	0.25				
A2	1.25	1.37	1.50				
b	0.35	0.42	0.49				
С	0.19	0.22	0.25				
D		9.90 BSC					
E		6.00 BSC					
E1		3.90 BSC					
е		1.27 BSC					
h	0.25		0.50				
L	0.40	0.83	1.25				
L1		1.05 REF					
Θ	0.		7.				
TOLERAN	CE OF FC	RM AND	POSITION				
aaa		0.10					
bbb	0.20						
ccc	0.10						
ddd		0.25	·				
eee		0.10					



#### RECOMMENDED MOUNTING FOOTPRINT

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	.27P	PAGE 1 OF 2			


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

#### **SOIC-16 9.90x3.90x1.37 1.27P** CASE 751B

ISSUE M

**DATE 18 OCT 2024** 

## GENERIC MARKING DIAGRAM\*



XXXXX = Specific Device Code A = Assembly Location

WL = Wafer Lot
 Y = Year
 WW = Work Week
 G = Pb-Free Package


\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:		STYLE 2:		STYLE 3:	S	TYLE 4:	
	COLLECTOR	PIN 1.	CATHODE	PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE #1
	BASE	2.	ANODE	2.	BASE. #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER. #1	3.	
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	COLLECTOR, #2
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4
9.	BASE	9.	CATHODE	9.	COLLECTOR, #3	9.	BASE, #4
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4
11.	NO CONNECTION	11.	NO CONNECTION	11.	EMITTER, #3	11.	
	EMITTER	12.	CATHODE	12.		12.	
13.	BASE	13.		13.	COLLECTOR, #4	13.	BASE, #2
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.	
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STYLE 5:		STYLE 6:		STYLE 7:			
PIN 1.	DRAIN, DYE #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH		
2.	DRAIN, #1	2.	CATHODE	2.	COMMON DRAIN (OUTPUT)		
3.	DRAIN. #2				COMMON DOMINI (OLITOLIT)		
	שוויאווי, דב	3.	CATHODE	3.	COMMON DRAIN (OUTPUT)		
4.		3. 4.	CATHODE	3. 4.			
4. 5.	DRAIN, #2 DRAIN, #3		CATHODE CATHODE		GATE P-CH COMMON DRAIN (OUTPUT)		
5. 6.	DRAIN, #2 DRAIN, #3 DRAIN, #3	4. 5. 6.	CATHODE CATHODE CATHODE	4. 5. 6.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
5.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4	4. 5. 6. 7.	CATHODE CATHODE CATHODE CATHODE	4. 5. 6. 7.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
5. 6. 7. 8.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4	4. 5. 6. 7.	CATHODE CATHODE CATHODE CATHODE CATHODE	4. 5. 6. 7. 8.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH		
5. 6. 7. 8.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4	4. 5. 6. 7. 8.	CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	4. 5. 6. 7. 8. 9.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH		
5. 6. 7. 8. 9.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4	4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE	4. 5. 6. 7. 8. 9.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT)		
5. 6. 7. 8. 9. 10.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3	4. 5. 6. 7. 8. 9. 10.	CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE	4. 5. 6. 7. 8. 9. 10.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
5. 6. 7. 8. 9. 10. 11.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3	4. 5. 6. 7. 8. 9. 10. 11.	CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE	4. 5. 6. 7. 8. 9. 10. 11.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
5. 6. 7. 8. 9. 10. 11. 12.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2	4. 5. 6. 7. 8. 9. 10. 11. 12.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	4. 5. 6. 7. 8. 9. 10. 11. 12.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH		
5. 6. 7. 8. 9. 10. 11. 12. 13.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 GATE, #4 GATE, #3 SOURCE, #3 GOURCE, #3 GOURCE, #2 SOURCE, #2	4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) CATE N-CH COMMON DRAIN (OUTPUT)		
5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2 GATE, #1	4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
5. 6. 7. 8. 9. 10. 11. 12. 13.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 GATE, #4 GATE, #3 SOURCE, #3 GOURCE, #3 GOURCE, #2 SOURCE, #2	4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) CATE N-CH COMMON DRAIN (OUTPUT)		

DOCUMENT NUMBER:	98ASB42566B	42566B Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1.27P		PAGE 2 OF 2	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.






MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15mm ON D PER SIDE

DOCUMENT NUMBER:	98AON34923E	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP 16		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**DATE 19 OCT 2006** 






TSSOP-16 WB

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.
  DIMENSION B DOES NOT INCLUDE
  INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL
- IN TERLEAD FLASH OH PROTHOSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65 BSC		0.026 BSC		
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC		0.252 BSC		
М	0 °	8 °	0 °	8 °	

#### **RECOMMENDED** SOLDERING FOOTPRINT\*



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **GENERIC MARKING DIAGRAM\***



XXXX = Specific Device Code Α = Assembly Location

= Wafer Lot L = Year W = Work Week G or • = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1		

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales