# onsemi


# 8-Bit Shift Register with Output Register MC74LV594A


The MC74LV594A is an 8-bit shift register designed for 2 V to 6.0 V V<sub>CC</sub> operation. The device contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Separate clocks (RCLK, SRCLK) and direct overriding clear (RCLR, SRCLR) inputs are provided on the shift and storage registers. A serial output (Q<sub>H'</sub>) is provided for cascading purposes.

The shift-register (SRCLK) and storage-register (RCLK) clocks are positive-edge triggered. If the clocks are tied together, the shift register always is one clock pulse ahead of the storage register.

#### Features

- 2.0 V to 6.0 V  $V_{CC}$  Operation
- Low Input Current: 1.0 μA
- Max t<sub>pd</sub> of 6.5 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) > 2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- 8-Bit Serial-In, Parallel-Out Shift Registers With Storage
- Independent Direct Overriding Clears on Shift and Storage Registers
- Independent Clocks for Shift and Storage Registers
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant





#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

# FUNCTION TABLE

		INPUTS			FUNCTION
SER	<b>S</b> RCLK	SRCLR	RCLK	RCLR	FUNCTION
Х	Х	L	Х	Х	Shift register is cleared.
L	Ŷ	Н	х	х	First stage of shift register goes low. Other stages store the data of previous stage, respectively.
н	Ŷ	н	х	х	First stage of shift register goes high. Other stages store the data of previous stage, respectively.
L	Ļ	Н	Х	Х	Shift register state is not changed.
х	Х	х	х	L	Storage register is cleared.
х	Х	х	Ť	Н	Shift register data is stored in the storage register.
х	х	х	$\downarrow$	Н	Storage register state is not changed.





Figure 1. Logic Diagram





#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74LV594ADR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC74LV594ADTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D.</u>

#### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0	V
VI	DC Input Voltage	–0.5 to V <sub>CC</sub> + 0.5	V
Vo	DC Output Voltage Active Mode (Note 1)	–0.5 to V <sub>CC</sub> + 0.5	V
	High Impedance or Power-Off Mode	-0.5 to +7.0	
I <sub>IK</sub>	DC Input Clamp Current	±20	mA
I <sub>OK</sub>	DC Output Clamp Current	±35	mA
I <sub>IN</sub>	DC Input Current	±20	mA
Ι <sub>Ο</sub>	DC Output Source / Sink Current	±35	mA
I <sub>CC</sub>	DC Supply Current per Supply Pin	±75	mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±75	mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C
ΤL	Lead temperature, 1 mm from Case for 10 Seconds	260	°C
TJ	Junction temperature under Bias	+150	°C
$\theta_{JA}$	Thermal Resistance SOIC TSSOP	112 148	°C
P <sub>D</sub>	Power Dissipation in Still Air at SOIC TSSOP	500 450	mW
MSL	Moisture Sensitivity	Level 1	
F <sub>R</sub>	Flammability Rating Oxygen Index: 30% – 35%	UL-94-VO (0.125 in)	
V <sub>ESD</sub>	ESD Withstand Voltage Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	> 3000 >400 N/A	V
I <sub>Latchup</sub>	Latchup Performance Above V <sub>CC</sub> and Below GND at 85°C (Note 5)	±300	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1.  $I_O$  absolute maximum rating must be observed.

2. Tested to EIA/JESD22-A114-A.

3. Tested to EIA/JESD22-A115-A.

Tested to JESD22-C101-A.
Tested to EIA/JESD78.

#### **RECOMMENDED OPERATING CONDITIONS (Note 6)**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
VI	DC Input Voltage (Referenced to GND)	0	V <sub>CC</sub>	V
Vo	DC Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Free–Air Temperature	-55	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Rate $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	0 0 0	1000 500 400	nS

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

6. All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation.

### DC ELECTRICAL CHARACTERISTICS

					C	Guaranteed L	imits.		
				1	Γ <sub>A</sub> = 25°C	;	T <sub>A</sub> = -55°0	C to 125°C	
Symbol	Parameter	Conditions	V <sub>CC</sub> , (V)	Min	Тур	Max	Min	Max	Unit
	Minimum		2.0	1.5			1.5		
V <sub>IH</sub>	High-Level In- put Voltage		2.3 - 6.0	0.7 x V <sub>CC</sub>			$0.7 \times V_{CC}$		V
	Maximum		2.0			0.5		0.5	
V <sub>IL</sub>	Low-Level In- put Voltage		2.3 - 6.0			$0.3 \times V_{CC}$		0.3 x V <sub>CC</sub>	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$							
	Minimum	I <sub>oH</sub> = -50 μA	2.0-6.0	V <sub>CC</sub> - 0.1			V <sub>CC</sub> – 0.1		- v
V <sub>OH</sub>	High-Level Output Voltage	I <sub>oH</sub> = -2 mA	2.3	2			2		
		I <sub>oH</sub> = -6 mA	3.0	2.48			2.48		
		I <sub>oH</sub> = -12 mA	4.5	3.8			3.8		
		$V_{IN} = V_{IH} \text{ or } V_{IL}$							
	Maximum	I <sub>oH</sub> = 50 μA	2.0-6.0			0.1		0.1	
V <sub>OL</sub>	Low-Level	I <sub>oH</sub> = 2 mA	2.3			0.4		0.4	V
	Output Voltage	I <sub>oH</sub> = 6 mA	3.0			0.44		0.44	
		l <sub>oH</sub> = 12 mA	4.5			0.55		0.55	
I <sub>IN</sub>	Maximum In- put Leakage Current	V <sub>I</sub> = V <sub>CC</sub> or GND	6.0		±0.1		±1		μA
I <sub>CC</sub>	Maximum Sup- ply Current	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0 A	6.0			8.0		80	μA
CI	Input Capacit- ance	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3		3.5				pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### TIMING SPECIFICATIONS (See Figure 3)

				T <sub>A</sub> =	25°C	T <sub>A</sub> = -55°C	to 125°C	
Symbol	Parameter	Conditions	V <sub>CC</sub> , (V)	Min	Max	Min	Мах	Unit
t <sub>W</sub>	Pulse Duration	RCLK or SRCLK	2.3 – 2.7	7		7.5		ns
		High or Low	3.0 - 3.6	5.5		5.5		
			4.5 – 5.5	5		5		
		RCLR or SRCLR Low	2.3 – 2.7	6		6.5		
			3.0-3.6	5		5		
			4.5 – 5.5	5.2		5.2		
			2.3 – 2.7	5.5		5.5		
		SER before SRCLK↑	3.0 - 3.6	3.5		3.5		
			4.5 – 5.5	3		3		
			2.3 – 2.7	8		9		
		SRCLK↑ before RCLK↑	3.0 - 3.6	8		8.5		
			4.5 – 5.5	5		5		
		SRCLR Low before	2.3 – 2.7	8.5		9.5		
t <sub>SU</sub>	Setup Time	RCLK↑	3.0 - 3.6	8		9		ns
			4.5 – 5.5	5		5		
		SRCLR High (Inactive)	2.3 – 2.7	6		6.8		
		before SRCLK↑	3.0 - 3.6	4.2		4.8		
			4.5 – 5.5	2.9		3.3		
		RCLR High (Inactive)	2.3 – 2.7	6.7		7.6		
		before RCLK↑	3.0 - 3.6	4.6		5.3		
			4.5 – 5.5	3.2		3.7		
			2.3 – 2.7	1.5		1.5		
t <sub>H</sub>	Hold Time	SER after SRCLK↑	3.0-3.6	1.5		1.5		ns
			4.5 – 5.5	2		2		1

#### AC CHARACTERISTICS (See Figure 3)

						Gua	ranteed Li	mits		
		Load Condi-				T <sub>A</sub> = 25°C	;		55°C to 5°C	
Symbol	Paraeter	tions	Input to Output	V <sub>CC</sub> , (V)	Min	Тур	Max	Min	Max	Uni
-				2.3 – 2.7	65	80		45		
		C <sub>L</sub> = 15 pF		3.0 - 3.6	80	120		70		
		-		4.5 – 5.5	135	170		115		
f <sub>MAX</sub>				2.3 – 2.7	50	51		40		MH
		C <sub>L</sub> = 50 pF		3.0 - 3.6	70	74		55		
				4.5 – 5.5	115	120		90		
				2.3 – 2.7			27.5	1	32.5	
			RCLK to Q <sub>A</sub> –Q <sub>H</sub>	3.0-3.6			18	1	22.5	1
			QA-QH	4.5 - 5.5			12	1	15	1
		C <sub>L</sub> = 15 pF		2.3 – 2.7			27.5	1	32	
			SRCLK to Q <sub>H'</sub>	3.0 - 3.6			18	1	22	
	Propagation			4.5 - 5.5			12.5	1	12	1
t <sub>PLH</sub>	Delay Low to High			2.3 – 2.7		22.1	25.0	1	30.0	n
	, , , , , , , , , , , , , , , , , , ,		RCLK to Q <sub>A</sub> –Q <sub>H</sub>	3.0-3.6		15.6	17.5	1	21.0	1
			QA-QH	4.5 – 5.5		11.5	12.5	1	15.5	1
		C <sub>L</sub> = 50 pF		2.3 – 2.7		21.6	25.5	1	29.5	1
			SRCLK to Q <sub>H'</sub>	3.0 - 3.6		15.2	18.0	1	21.0	
				4.5 – 5.5		10.9	12.5	1	15.0	
				2.3 – 2.7			23	1	27.5	
			RCLK to Q <sub>A</sub> –Q <sub>H</sub>	3.0 - 3.6			15.5	1	19	
			QA−QH	4.5 - 5.5			11	1	14	1
				2.3 – 2.7			23.5	1	27	
			SRCLK to Q <sub>H'</sub>	3.0-3.6			16	1	19	1
		0 /		4.5 - 5.5			11	1	13.5	
		C <sub>L</sub> = 15 pF		2.3 – 2.7			20.5	1	25	
			RCLR to Q <sub>A</sub> -Q <sub>H</sub>	3.0 - 3.6			14.5	1	17.5	
				4.5 – 5.5			10	1	12	1
				2.3 – 2.7				1	23	1
			SRCLR to Q <sub>H'</sub>	3.0 - 3.6			13	1	16	
	Propagation			4.5 – 5.5			9	1	11	1.
t <sub>PHL</sub>	Delay High to Low			2.3 – 2.7		19.7	23.0	1	27.0	n
			RCLK to Q <sub>A</sub> –Q <sub>H</sub>	3.0 - 3.6		14.0	16.5	1	19.5	1
				4.5 – 5.5		10.1	11.5	1	13.5	1
				2.3 – 2.7		18.4	21.5	1	25.0	1
			SRCLK to Q <sub>H'</sub>	3.0 - 3.6		13.1	15.0	1	18.0	1
		0 50 5		4.5 – 5.5		9.0	10.5	1	12.5	1
		C <sub>L</sub> = 50 pF		2.3 – 2.7		25.7	30.0	1	35.0	1
			RCLR to Q <sub>A</sub> –Q <sub>H</sub>	3.0 - 3.6		17.6	20.0	1	24.5	1
			A AH	4.5 - 5.5		12.2	13.5	1	17.0	1
				2.3 – 2.7		25.3	30.0	1	34	1
			SRCLR to Q <sub>H'</sub>	3.0 - 3.6		17.3	20.0	1	24.0	1
				4.5 – 5.5		11.9	14.0	1	16.5	1


# NOISE CHARACTERISTICS, $V_{CC}$ = 3.3 V, $C_L$ = 50 pF, $T_A$ = 25°C

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>OL(P)</sub>	Quiet Output, Maximum Dynamic V <sub>OL</sub>		0.8	0.8	V
V <sub>OL(V)</sub>	Quiet Output, Minimum Dynamic V <sub>OL</sub>		-0.1	-0.8	V
V <sub>OH(V)</sub>	Quiet Output, Minimum Dynamic V <sub>OH</sub>		2.8		V
V <sub>IH(D)</sub>	High-Level Dynamic Input Voltage	2.31			V
V <sub>IL(D)</sub>	Low-Level Dynamic Input Voltage			0.99	V

# POWER DISSIPATION CHARACTERISTICS, $T_{A}$ = 25°C

Symbol	Parameter	Test Conditions	V <sub>CC</sub> (V)	Тур	Unit
C <sub>PD</sub>	Power Dissipation Capacitance	f = 10 MHz	3.3	93	pF
			5	112	

#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. CI includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
  - D. The outputs are measured one at a time, with one input transition per measurement.
  - E. tPLZ and tPHZ are the same as tdis.
  - F. tpzL and tpzH are the same as ten.

  - G. tPHL and tPLH are the same as tpd.
  - H. All parameters and waveforms are not applicable to all devices.

#### Figure 3. Load Circuit and Voltage Waveforms



MILLIMETERS

NOM

1.55

0.18

1.37

0.42

0.22

9.90 BSC

MIN

1.35

0.10

1.25

0.35

0.19

DIM

А

Α1

A2

b

С

D

#### SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

#### DATE 18 OCT 2024

MAX

1.75

0.25


1.50


0.49


0.25


NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE & DIMENSION AT MAXIMUM MATERIAL CONDITION.











\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED	
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	.27P	PAGE 1 OF 2

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

#### SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

#### DATE 18 OCT 2024

#### GENERIC MARKING DIAGRAM\*

16	A	H	A.	- A	- A	A	A.	Æ
		XX)						
		XX	XX	XX	XX	XX)	ΧX	x
	0			NĽ				
1	H	H	Н	Н	Н	Н	Н	Ъ

XXXXX = Specific Device Code

A = Assembly Location

- WL = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb-Free Package


\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:		STYLE 2:		STYLE 3:	c	STYLE 4:	
PIN 1.	COLLECTOR	PIN 1.	CATHODE	PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE #1
2.		2.	ANODE	2.	BASE, #1	2.	,
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	,
	EMITTER		CATHODE		COLLECTOR, #2		COLLECTOR, #3
5. 6.		5. 6.	NO CONNECTION	5. 6.	BASE. #2	5. 6.	COLLECTOR, #3
0. 7.		0. 7.		7.	- ,	7.	
8.		8.	CATHODE	8.		8.	,
	BASE	9.	CATHODE		COLLECTOR, #2	9.	,
10.	EMITTER	•.	ANODE		BASE, #3	10.	- ,
	NO CONNECTION	11.	NO CONNECTION		EMITTER, #3	11.	
	EMITTER	12.	CATHODE		COLLECTOR, #3	12.	
	BASE	13.	CATHODE	13.		13.	, .
14.		14.	NO CONNECTION		BASE, #4	14.	
15.	EMITTER	15.	ANODE	15.		15.	BASE, #1
16.		16.	CATHODE	16.		16.	EMITTER, #1
STYLE 5:		STYLE 6:		STYLE 7:			
STYLE 5: PIN 1.	DRAIN, DYE #1	STYLE 6: PIN 1.	CATHODE	STYLE 7: PIN 1.	SOURCE N-CH		
	DRAIN, DYE #1 DRAIN, #1		CATHODE CATHODE	••••	SOURCE N-CH COMMON DRAIN (OUTPUT)	1	
PIN 1.	,	PIN 1.		PIN 1.			
PIN 1. 2.	DRAIN, #1	PIN 1. 2.	CATHODE	PIN 1. 2.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3.	DRAIN, #1 DRAIN, #2	PIN 1. 2. 3.	CATHODE CATHODE	PIN 1. 2. 3.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4.	DRAIN, #1 DRAIN, #2 DRAIN, #2	PIN 1. 2. 3. 4.	CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH		
PIN 1. 2. 3. 4. 5.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3	PIN 1. 2. 3. 4. 5.	CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4. 5. 6.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3	PIN 1. 2. 3. 4. 5. 6.	CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5. 6.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4. 5. 6. 7.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4	PIN 1. 2. 3. 4. 5. 6. 7.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5. 6. 7.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4. 5. 6. 7. 8.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #4 DRAIN, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5. 6. 7. 8.	COMMON DRAIN (OUTPUT, COMMON DRAIN (OUTPUT, GATE P-CH COMMON DRAIN (OUTPUT, COMMON DRAIN (OUTPUT, COMMON DRAIN (OUTPUT, SOURCE P-CH SOURCE P-CH		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #2 SOURCE, #2	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3 SOURCE, #2 SOURCE, #1	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #2 SOURCE, #2	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1.27P		PAGE 2 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

# onsemi



\*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1	
onsemi and OOSEMU are trademarks of Semiconductor Components Industries LLC dba onsemi or its subsidiaries in the United States and/or other countries onsemi reserves				

the right to make changes without further notice to any products herein. **onsemi** reasering and consering on the subsidiaries in the onlined states and/or other countries. **Onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights or the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>