# Low-Voltage CMOS Octal Transceiver

With 5 V–Tolerant Inputs and Outputs (3–State, Non–Inverting)


# MC74LCX245

The MC74LCX245 is a high performance, non-inverting octal transceiver operating from a 1.65 to 5.5 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V<sub>I</sub> specification of 5.5 V allows MC74LCX245 inputs to be safely driven from 5 V devices if V<sub>CC</sub> is less than 5.0 V. The MC74LCX245 is suitable for memory address driving and all TTL level bus oriented transceiver applications.

Current drive capability is 24 mA at both A and B ports at  $V_{CC} = 3.0$  V. The Transmit/Receive  $(T/\overline{R})$  input determines the direction of data flow through the bi-directional transceiver. Transmit (active-HIGH) enables data from A ports to B ports; Receive (active-LOW) enables data from B to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a HIGH Z condition.

#### Features

- Designed for 1.65 to 5.5 V  $V_{CC}$  Operation
- 5 V Tolerant Interface Capability With 5 V TTL Logic
- Supports Live Insertion and Withdrawal
- $I_{OFF}$  Specification Guarantees High Impedance When  $V_{CC} = 0 V$
- LVTTL Compatible
- LVCMOS Compatible
- 24 mA Balanced Output Sink and Source Capability at  $V_{CC}$  = 3.0 V
- Near Zero Static Supply Current in All Three Logic States (10 μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 100 mA
- ESD Performance: Human Body Model > 2000 V
- -Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant



(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.

NOTE: Some of the devices on this data sheet have been **DISCONTINUED**. Please refer to the table on page 7.

<sup>\*</sup>For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 1. Pinout (Top View)

#### **PIN NAMES**

PINS	FUNCTION
ŌE	Output Enable Input
T/R	Transmit/Receive Input
A0-A7	Side A 3-State Inputs or 3-State Outputs
B0-B7	Side B 3–State Inputs or 3–StateOutputs

#### **TRUTH TABLE**

INF	PUTS	OPERATING MODE
ŌĒ	T/R	Non-Inverting
L	L	B Data to A Bus
L	н	A Data to B Bus
н	х	Z

H = High Voltage Level

L = Low Voltage Level

Z = High Impedance State

X = High or Low Voltage Level and Transitions are Acceptable

For  $I_{CC}$  reasons, Do Not Float Inputs




Figure 2. Logic Diagram

#### MAXIMUM RATINGS

Symbol	Parameter	Condition	Value	Unit
V <sub>CC</sub>	DC Supply Voltage		-0.5 to +6.5	V
VI	DC Input Voltage (Note 1)		-0.5 to +6.5	V
Vo	DC Output Voltage (Note 1)	Active-Mode (High or Low State)	–0.5 to V <sub>CC</sub> + 0.5	V
		Tri-State Mode	-0.5 to +6.5	
		Power–Down Mode (V <sub>CC</sub> = 0 V)	-0.5 to +6.5	
I <sub>IK</sub>	DC Input Diode Current	V <sub>IN</sub> < GND	-50	mA
I <sub>OK</sub>	DC Output Diode Current	V <sub>OUT</sub> < GND	-50	mA
Ι <sub>Ο</sub>	DC Output Source/Sink Current		±50	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC Supply Current per Supply Pin or Ground Pin		±100	mA
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 secs		260	°C
TJ	Junction Temperature under Bias		+150	°C
$\theta_{JA}$	Thermal Resistance (Note 2)	SOIC-20W	96	°C/W
		WQFN20	99	
		QFN20	111	
		TSSOP-20	150	
PD	Power Dissipation in Still Air	SOIC-20W	1302	mW
		WQFN20	1256	
		QFN20	1127	
		TSSOP-20	833	
MSL	Moisture Sensitivity	SOIC-20W	Level 3	-
		All other packages	Level 1	1
F <sub>R</sub>	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	-
$V_{\text{ESD}}$	ESD Withstand Voltage (Note 3)	Human Body Model	>2000	V
		Charged Device Model	N/A	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

I<sub>O</sub> absolute maximum rating must be observed.
 I<sub>O</sub> absolute maximum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51-7.
 HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD20-A115A (Machine Model) be discontinued.

#### **RECOMMENDED OPERATING CONDITIONS** (Note 4)

Symbol		Parameter	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage	Operating	1.65	2.5, 3.3	5.5	V
		Data Retention Only	1.5	2.5, 3.3	5.5	
VI	Digital Input Voltage		0	-	5.5	V
Vo	Output Voltage	Active-Mode (High or Low State)	0	-	V <sub>CC</sub>	V
		Tri-State Mode	0	-	5.5	
		Power–Down Mode (V <sub>CC</sub> = 0 V)	0	-	5.5	
T <sub>A</sub>	Operating Free-Air Temperatu	ire	-55		+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Rate	V <sub>CC</sub> = 1.65 V to 1.95 V	0	-	20	ns/V
		$V_{CC}$ = 2.3 V to 2.7 V	0	-	20	
		$V_{IN}$ from 0.8 V to 2.0 V, $V_{CC}$ = 3.0 V	0	-	10	
		$V_{CC}$ = 4.5 V to 5.5 V	0	-	5	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

#### **DC ELECTRICAL CHARACTERISTICS**

				$T_A = -40^\circ$	C to +85°C	$T_{A} = -55^{\circ}C$	C to +125°C	
Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Min	Мах	Unit
V <sub>IH</sub>	High-Level Input		1.65 to 1.95	$0.65 \times V_{CC}$		$0.65 \times V_{CC}$		V
	Voltage		2.3 to 2.7	1.7		1.7		1
			2.7 to 3.6	2.0		2.0		1
			4.5 to 5.5	$0.7 \times V_{CC}$		$0.7 \times V_{CC}$		1
VIL	Low-Level Input		1.65 to 1.95		$0.35 \times V_{CC}$		$0.35  imes V_{CC}$	V
	Voltage		2.3 to 2.7		0.7		0.7	1
			2.7 to 3.6		0.8		0.8	1
			4.5 to 5.5		$0.3 \times V_{CC}$		$0.3  imes V_{CC}$	1
V <sub>OH</sub>	High-Level Output Voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -100 \ \mu\text{A}$ $I_{OH} = -4 \ \text{mA}$ $I_{OH} = -8 \ \text{mA}$ $I_{OH} = -12 \ \text{mA}$ $I_{OH} = -16 \ \text{mA}$	1.65 to 5.5 1.65 2.3 2.7 3.0	V <sub>CC</sub> – 0.1 1.2 1.8 2.2 2.4		V <sub>CC</sub> – 0.1 1.2 1.8 2.2 2.4		V
		$I_{OH} = -24 \text{ mA}$ $I_{OH} = -32 \text{ mA}$	3.0 4.5	2.2 3.8	-	2.2 3.8		
V <sub>OL</sub>	Low-Level Output Voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 100 \ \mu\text{A}$ $I_{OL} = 4 \ \text{mA}$ $I_{OL} = 8 \ \text{mA}$ $I_{OL} = 12 \ \text{mA}$ $I_{OL} = 16 \ \text{mA}$ $I_{OL} = 24 \ \text{mA}$ $I_{OL} = 32 \ \text{mA}$	1.65 to 5.5 1.65 2.3 2.7 3.0 3.0 4.5	- - - - - -	0.1 0.45 0.6 0.4 0.4 0.55 0.6	- - - - - -	0.1 0.45 0.6 0.4 0.4 0.55 0.6	V
Ιį	Input Leakage Current	V <sub>I</sub> = 0 to 5.5 V	3.6	-	±5.0	-	±5.0	μΑ
I <sub>OZ</sub>	3-State Output Leakage Current	$V_{I} = V_{IH} \text{ or } V_{IL},$ $V_{O} = 0 \text{ V to } 5.5 \text{ V}$	3.6	-	±5.0	-	±5.0	μΑ
I <sub>OFF</sub>	Power Off Leakage Current	$V_{I} = 5.5 V \text{ or}$ $V_{O} = 5.5 V$	0	_	10	-	10	μΑ

#### DC ELECTRICAL CHARACTERISTICS (continued)

				$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		T <sub>A</sub> = -55°C	to +125°C	
Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Min	Max	Unit
I <sub>CC</sub>	Quiescent Supply Current	$V_{I} = 5.5 V \text{ or GND}$	3.6	-	10	-	10	μΑ
ΔI <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6 V$	2.3 to 3.6	_	500	-	500	μΑ

#### AC ELECTRICAL CHARACTERISTICS

				T <sub>A</sub> = -40	°C to +85°C	$T_A = -55^\circ$	C to +125°C	
Symbol	Parameter	Test Conditions	V <sub>CC</sub> (V)	Min	Мах	Min	Max	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation	See Figures 3 and 4	1.65 to 1.95	_	10.3	-	10.3	ns
	Delay, D to O		2.3 to 2.7	_	8.4	-	8.4	
			2.7	-	8.0	-	8.0	
			3.0 to 3.6	-	7.0	-	7.0	
			4.5 to 5.5	-	5.0	-	5.0	
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable	See Figures 3 and 4	1.65 to 1.95	-	13.0	-	13.0	ns
	Time, OE to O		2.3 to 2.7	-	10.5	-	10.5	
			2.7	-	9.5	-	9.5	
			3.0 to 3.6	-	8.5	-	8.5	
			4.5 to 5.5	-	7.0	-	7.0	
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable	See Figures 3 and 4	1.65 to 1.95	-	11.0	-	11.0	ns
	Time, OE to O		2.3 to 2.7	-	9.0	-	9.0	
			2.7	-	8.5	-	8.5	
			3.0 to 3.6	-	7.5	-	7.5	
			4.5 to 5.5	-	6.0	-	6.0	
t <sub>OSHL</sub> ,	Output to Output		1.65 to 1.95	-	-	-	-	ns
t <sub>OSLH</sub>	Skew (Note 5)		2.3 to 2.7	-	1.0	-	1.0	
			2.7	-	1.0	-	1.0	7
			3.0 to 3.6	-	1.0	-	1.0	7
			5.0	-	1.0	-	1.0	

5. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>); parameter guaranteed by design.


#### **DYNAMIC SWITCHING CHARACTERISTICS**


			T <sub>A</sub> = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V <sub>OLP</sub>	Dynamic LOW Peak Voltage (Note 6)	$ \begin{array}{l} V_{CC} = 3.3 \text{ V}, \ C_L = 50 \text{ pF}, \ V_{IH} = 3.3 \text{ V}, \ V_{IL} = 0 \text{ V} \\ V_{CC} = 2.5 \text{ V}, \ C_L = 30 \text{ pF}, \ V_{IH} = 2.5 \text{ V}, \ V_{IL} = 0 \text{ V} \end{array} $		0.8 0.6		V V
V <sub>OLV</sub>	Dynamic LOW Valley Voltage (Note 6)			-0.8 -0.6		V V

 Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

#### **CAPACITIVE CHARACTERISTICS**


Symbol	Parameter	Parameter Condition		Unit
C <sub>IN</sub>	Input Capacitance	$V_{CC}$ = 3.3 V, $V_{I}$ = 0 V or $V_{CC}$	7	pF
C <sub>I/O</sub>	Input/Output Capacitance	$V_{CC}$ = 3.3 V, $V_{I}$ = 0 V or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	10 MHz, $V_{CC}$ = 3.3 V, $V_{I}$ = 0 V or $V_{CC}$	25	pF





V <sub>CC</sub> , V	$R_{L}, \Omega$	C <sub>L</sub> , pF	V <sub>LOAD</sub>	V <sub>mi</sub> , V	V <sub>mo</sub> , V	V <sub>Y</sub> , V
1.65 to 1.95	500	30	$2 \times V_{CC}$	V <sub>CC</sub> /2	V <sub>CC</sub> /2	0.15
2.3 to 2.7	500	30	$2 \times V_{CC}$	V <sub>CC</sub> /2	V <sub>CC</sub> /2	0.15
2.7	500	50	6 V	1.5	V <sub>CC</sub> /2	0.3
3.0 to 3.6	500	50	6 V	1.5	V <sub>CC</sub> /2	0.3
4.5 to 4.5	500	50	$2 \times V_{CC}$	V <sub>CC</sub> /2	V <sub>CC</sub> /2	0.3

Figure 3. Switching Waveforms



 $C_L$  includes probe and jig capacitance  $R_T$  is  $Z_{OUT}$  of pulse generator (typically 50  $\Omega)$  f = 1 MHz

Test	Switch Position
t <sub>PLH</sub> / t <sub>PHL</sub>	Open
t <sub>PLZ</sub> / t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> / t <sub>PZH</sub>	GND

#### Figure 4. Test Circuit

#### **ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
MC74LCX245DWG	LCX245	SOIC-20 WB	38 Units / Rail
MC74LCX245DWR2G	LCX245	SOIC-20 WB	1000 / Tape & Reel
MC74LCX245DTG	LCX 245	TSSOP-20	75 Units / Rail
MC74LCX245DTR2G	LCX 245		
MC74LCX245DTR2G-Q*	LCX 245		
MC74LCX245MNTWG	LCX 245	QFN20, 2.5x4.5	3000 / Tape & Reel (4mm pitch carrier tape)

#### **DISCONTINUED** (Note 7)


NLV74LCX245DTR2G*	LCX 245	TSSOP-20 (Pb-Free)	2500 Tape & Reel
-------------------	------------	-----------------------	------------------

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

\*-Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.


7. **DISCONTINUED:** These devices are not recommended for new design. Please contact your **onsemi** representative for information. The most current information on these devices may be available on <u>www.onsemi.com</u>.





DOCUMENT NUMBER:	98AON12653D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	QFN20. 2.5X4.5 MM		PAGE 1 OF 1	
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.				

# semi



SOIC-20 WB

DATE 22 APR 2015

- NOTES:
   DIMENSIONS ARE IN MILLIMETERS.
   INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
   DIMENSIONS D AND E DO NOT INCLUDE MOLD
- DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		
DIM	MIN MAX		
Α	2.35	2.65	
A1	0.10	0.25	
b	0.35	0.49	
C	0.23 0.32		
D	12.65	12.95	
E	7.40	7.60	
е	1.27 BSC		
H	10.05	10.55	
h	0.25	0.75	
L	0.50	0.90	
θ	0 °	7 °	

GENERIC **MARKING DIAGRAM\*** 


20	A	<u> </u>	<b>a</b>
	С	XXXXXXXXXXXX XXXXXXXXXXXX AWLYYWWG	
1 1	H	88888888	J
A W Y	′L Y	<ul> <li>(XX = Specific Device ( = Assembly Locati</li> <li>Wafer Lot</li> <li>Year</li> <li>Work Week</li> </ul>	
Ŵ	W	/ = Work Week	

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42343B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-20 WB		PAGE 1 OF 1	
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or others.				





DOCUMENT NUMBER:	98ASH70169A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-20 WB		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>