
Octal Transceiver/Register with 3-State Outputs (Non-Inverting)

The MC74AC/ACT652 consists of registered bus transceiver circuits, with outputs, D-type flip-flops and control circuitry providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Data on the A or B bus will be loaded into the respective registers on the LOW-to-HIGH transition of the appropriate clock pin (CAB or CBA). The four fundamental data handling functions available are illustrated in Figures 1 to 4.

Features

- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data Transfers
- Choice of True and Inverting Data Paths
- 3-State Outputs
- 300 mil Slim Dual-in-Line Package
- Outputs Source/Sink 24 mA
- 'ACT652 Has TTL Compatible Inputs
- These are Pb-Free Devices




1



ON Semiconductor™

www.onsemi.com

MARKING DIAGRAMS



A = Assembly Location


WL = Wafer Lot

YY = Year VW = Work Week

= Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.



PIN ASSIGNMENT

PIN	FUNCTION
A ₀ -A ₇	Data Register A Inputs Data Register A Outputs
B ₀ -B ₇	Data Register B Inputs Data Register B Outputs
CAB, CBA	Clock Pulse Inputs
SAB, SBA	Transmit/Receive Inputs
GAB, GBA	Output Enable Inputs

Figure 5. Pinout: 24-Lead Plastic Package

(Top View)





Figure 6. Logic Symbol



NOTE: This diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 7. Logic Diagram

FUNCTION TABLE

Inputs					Data	I/O*	Operation or Eurotion	
GAB	GBA	CAB	СВА	SAB	SBA	A ₀ - A ₇	B ₀ - B ₇	Operation or Function
L L	Н	H or L ↑	H or L ↑	X X	X X	Input	Input	Isolation Store A and B Data
X H	H	↑ ↑	H or L ↑	X X**	X X	Input Input	Unspecified* Output	Store A, Hold B Store A in Both Registers
L	X L	H or L ↑	↑	X X	X X**	Unspecified* Output	Input Input	Hold A, Store B Store B in Both Registers
L		X X	X H or L	X X	ΙI	Output	Input	Real-Time B Data to A Bus Stored B Data to A Bus
H H	НН	X H or L	X X	L H	X X	Input	Output	Real-Time A Data to B Bus Stored A Data to B Bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A Data to B Bus and Stored B Data to A Bus

^{*}The data output functions may be enabled or disabled by various signals at the GBA and GAB inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.

**Select control = L: clocks can occur simultaneously.



MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{IN}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{OUT}	DC Output Voltage (Referenced to GND) (Note 1)	-0.5 to V _{CC} +0.5	V
I _{IK}	DC Input Diode Current	±20	mA
I _{OK}	DC Output Diode Current	±50	mA
I _{OUT}	DC Output Sink/Source Current	±50	mA
I _{CC}	DC Supply Current, per Output Pin	±50	mA
I _{GND}	DC Ground Current, per Output Pin	±100	mA
T _{STG}	Storage Temperature Range	-65 to +150	°C
T_L	Lead temperature, 1 mm from Case for 10 Seconds	260	°C
T_J	Junction Temperature Under Bias	140	°C
$\theta_{\sf JA}$	Thermal Resistance (Note 2)	59.8	°C/W
MSL	Moisture Sensitivity	Level 1	
F _R	Flammability Rating Oxygen Index: 30% – 35%	UL 94 V-0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage Human Body Model (Note 3) Machine Model (Note 4) Charged Device Model (Note 5)	> 2000 > 200 > 1000	V
I _{Latchup}	Latchup Performance Above V _{CC} and Below GND at 85°C (Note 6)	±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. I_{OUT} absolute maximum rating must be observed.

2. The package thermal impedance is calculated in accordance with JESD 51–7.

3. Tested to EIA/JESD22–A114–A.

4. Tested to EIA/JESD22–C101–A.

6. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	14.	Min	Тур	Min	Unit
V	19 15 17h	'AC	2.0	5.0	6.0	V
V _{CC}	Supply Voltage	'ACT	4.5	5.0	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to GND)		0	ı	V_{CC}	V
	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 3.0 V	-	150	-	ns/V
t _r , t _f		V _{CC} @ 4.5 V	-	40	-	
	, , , , , , , , , , , , , , , , , , ,	V _{CC} @ 5.5 V	-	25	-	
	Input Rise and Fall Time (Note 2)		-	10	-	no //
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V	-	8.0	-	ns/V
T _A	Operating Ambient Temperature Range		-40	25	85	°C
I _{OH}	Output Current — HIGH		-	-	-24	mA
I _{OL}	Output Current — LOW		-	-	24	mA

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

- 1. V_{in} from 30% to 70% V_{CC} ; see individual Data Sheets for devices that differ from the typical input rise and fall times.
- 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	AC	74AC			
Symbol	Parameter	V _{CC} (V)	T _A = +25°C		T _A = -40°C to +85°C	Unit	Conditions	
			Тур	Guar	anteed Limits			
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} – 0.1 V	
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} – 0.1 V	
V _{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	I _{OUT} = - 50 μA	
		3.0 4.5 5.5	- - -	2.56 3.86 4.86	2.46 3.76 4.76	Y	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA	
V _{OL}	Minimum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	EN	I _{OUT} = 50 μA	
		3.0 4.5 5.5	- - -	0.36 0.36 0.36	0.44 0.44 0.44	MINO	* V _{IN} = V _{IL} or V _{IH} 12 mA 1 _{OL} 24 mA 24 mA	
I _{IN}	Maximum Input Leakage Current	5.5	WAL	±0.1	±1.0	μΑ	$V_I = V_{CC}$, GND	
l _{OZT}	Maximum 3-State Current	5.5	PC	±0.6	±6.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , GND V_{O} = V_{CC} , GND	
I _{OLD}	†Minimum Dynamic	5.5	7	-	75	mA	V _{OLD} = 1.65 V Max	
I _{OHD}	Output Current	5.5	_	_	-75	mA	V _{OHD} = 3.85 V Min	
I _{CC}	Maximum Quiescent Supply Current	5.5	-	8.0	80	μΑ	V _{IN} = V _{CC} or GND	

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one input loaded at a time.

NOTE: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V.

AC CHARACTERISTICS

			74.	AC	74	AC	
Symbol	Parameter	V _{CC} * (V)	T _A = -	⊦25°C 50 pF	T _A = - to +8 C _L = 8	35°C	Unit
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay CPBA or CPAB to A _n or B _n	3.0 5.0	4.0 2.5	17.0 12.0	3.0 2.0	19.0 14.0	ns
t _{PHL}	Propagation Delay CPBA or CPAB to A _n or B _n	3.0 5.0	3.0 2.0	14.5 10.5	2.5 1.5	16.5 12.0	ns
t _{PLH}	Propagation Delay A or B to B _n or A _n	3.0 5.0	3.0 2.0	14.0 9.5	2.5 1.5	16.0 11.0	ns
t _{PHL}	Propagation Delay A or B to B_n or A_n	3.0 5.0	2.5 1.5	13.0 9.0	2.0 1.0	15.0 10.5	ns
t _{PLH}	Propagation Delay SBA or SAB to A _n or B _n	3.0 5.0	3.0 2.5	14.0 10.0	2.5 2.0	16.0 11.5	ns
t _{PHL}	Propagation Delay SBA or SAB to A _n or B _n	3.0 5.0	2.5 2.0	13.5 10.0	2.0 1.5	15.5 11.5	S
t _{PZH}	Output Enable Time OEBA to A _n	3.0 5.0	2.5 1.5	12.0 9.0	2.0 1.0	13.5 10.0	ns
t _{PZL}	Output Enable Time OEBA to An	3.0 5.0	2.5 1.5	12.0 9.0	2.0 1.0	14.0 10.5	ns
t _{PHZ}	Output Disable Time OEBA to An	3.0 5.0	3.0 2.0	13.0 11.0	2,5 1.5	14.0 12.0	ns
t _{PLZ}	Output Disable Time OEBA to An	3.0 5.0	2.5 2.0	12.5 10.5	2.0 1.5	14.0 12.0	ns
tpHZ Output Disable Time OEBA to An 3.0 3.0 13.0 2.5 14.0 ns tpLZ Output Disable Time OEBA to An 3.0 2.5 12.5 2.0 14.0 ns *Voltage Range 3.3 V is 3.3 V ±0.3 V. Voltage Range 5.0 V is 5.0 V ±0.5 V. *Voltage 7.0 V is 5.0 V ±0.5 V.							

^{*}Voltage Range 3.3 V is 3.3 V ± 0.3 V. Voltage Range 5.0 V is 5.0 V ±0.5 V.

DC CHARACTERISTICS

			74A	CT	74ACT		
Symbol	Parameter	V _{CC} (V)	T _A = +25°C		T _A = -40°C to +85°C	Unit	Conditions
			Тур	Guar	anteed Limits		
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	V _{OUT} = 0.1 V or V _{CC} – 0.1 V
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	I _{OUT} = - 50 μA
		4.5 5.5	-	3.86 4.86	3.76 4.76	V	$V_{IN} = V_{IL} \text{ or } V_{IH} \\ - 24 \text{ mA} \\ I_{OH} \\ - 24 \text{ mA}$
V _{OL}	Minimum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = ~50 µA
		4.5 5.5	-	0.36 0.36	0.44 0.44	MC	$V_{\text{IN}} = V_{\text{IL}} \text{ or } V_{\text{IH}}$ $- 24 \text{ mA}$ I_{OH} $- 24 \text{ mA}$
I _{IN}	Maximum Input Leakage Current	5.5	-	±0.1	±1.0	μΑ	$V_I = V_{CC}$, GND
ΔI_{CCT}	Additional Max. I _{CC} /Input	5.5	0.6		1.5	mA	V _I = V _{CC} – 2.1 V
l _{OZT}	Maximum 3-State Current	5.5	-NE	±0.6	±6.0	μА	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , GND V_{O} = V_{CC} , GND
I _{OLD}	†Minimum Dynamic	5.5	111-1	40	75	mA	V _{OLD} = 1.65 V Max
I _{OHD}	Output Current	5.5	Œ,	-P	-75	mA	V _{OHD} = 3.85 V Min
I _{CC}	Maximum Quiescent Supply Current	5.5	TE S	8.0	80	μА	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one input loaded at a time.

AC CHARACTERISTICS

			744	CT	74	CT		
Symbol	Parameter	V _{CC} * (V)	T _A = +25°C C _L = 50 pF		$T_{A} = -40^{\circ}C$ to +85°C $C_{L} = 50 \text{ pF}$		Unit	
			Min	Max	Min	Max		
t _{PLH}	Propagation Delay CPBA or CPAB to A_n or B_n	5.0	4.0	14.5	3.5	16.5	ns	
t _{PHL}	Propagation Delay CPBA or CPAB to A_n or B_n	5.0	3.5	14.5	3.0	16.5	ns	
t _{PLH}	Propagation Delay A or B to B _n or A _n	5.0	2.5	11.5	2.0	13.0	ns	
t _{PHL}	Propagation Delay A or B to B _n or A _n	5.0	2.5	11.5	2.0	13.0	ns	
t _{PLH}	Propagation Delay SBA or SAB to A _n or B _n	5.0	2.5	12.0	2.0	13.5	ns	
t _{PHL}	Propagation Delay SBA or SAB to A _n or B _n	5.0	3.0	12.0	2,5	13.5	S Ins	
t _{PZH}	Output Enable Time OEBA to An	5.0	2.0	11.5	1.5	13.0	ns	
t _{PZL}	Output Enable Time OEBA to A _n	5.0	2.5	11.5	2.0	13.0	ns	
t _{PHZ}	Output Disable Time OEBA to A _n	5.0	3.0	13.0	2.5	14.0	ns	
t _{PLZ}	Output Disable Time OEBA to An	5.0	2.5	12.5	2.0	14.0	ns	
t _{PZH}	Output Enable time OEAB to B _n	5.0	2.5	12.0	2.0	13.5	ns	
t _{PZL}	Output Enable Time OEAB to B _n	5.0	2.5	12.0	2.0	13.5	ns	
t _{PHZ}	Output Enable Time OEAB to B _n	5.0	3.5	13.5	3.0	14.5	ns	
t _{PLZ}	Output Enable Time OEAB to B _n	5.0	3.0	13.5	2.5	15.0	ns	
t _s	Setup Time, HIGH or LOW An or Bn to CPBA or CPAB	5.0	7.0	-	8.0	-	ns	
t _h	Hold Time, HIGH or LOW An or Bn to CPBA or CPAB	5.0	2.5	-	2.5	_	ns	
t _w	CPAB, CPBA Pulse Width HIGH or LOW	5.0	6.0	1	7.0	_	ns	

^{*}Voltage Range 3.3 V is 3.3 V ± 0.3 V. Voltage Range 5.0 V is 5.0 V ± 0.5 V.

CAPACITANCE

Symbol	Parameter	74ACT Typ	Unit	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{I/O}	Input/Output Capacitance	15	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	60.0	pF	V _{CC} = 5.0 V

ORDERING INFORMATION


Device	Package	Shipping [†]
MC74AC652DWG		30 Units / Rail
MC74AC652DWR2G	SOIC-24	1000 / Tape & Reel
MC74ACT652DWG	(Pb-Free)	30 Units / Rail
MC74ACT652DWR2G		1000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




PACKAGE DIMENSIONS

SOIC-24 WB **DW SUFFIX** CASE 751E-04



- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- T 14.3M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSIONS b AND c APPLY TO THE FLAT SEC-TION OF THE LEAD AND ARE MEASURED BE-TWEEN 0.10 AND 0.25 FROM THE LEAD TIP.
- DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER SIDE. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE. DIMENSIONS D AND E1 ARE DE-TERMINED AT DATUM H.
- A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

	MILLIMETERS					
DIM	MIN	MAX				
Α	2.35	2.65				
A 1	0.13	0.29				
b	0.35	0.49				
Ç	0.23	0.32				
D	15.25	15.54				
Е	10.30	BSC				
E1	7.40	7.60				
e	1.27	BSC				
ŧ	0.25	0.75				
L	0.41	0.90				
M.	0 °	8 0				



For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the unarregistered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative