

# MC33502

## 1.0 V, Rail-to-Rail, Dual Operational Amplifier

The MC33502 operational amplifier provides rail-to-rail operation on both the input and output. The output can swing within 50 mV of each rail. This rail-to-rail operation enables the user to make full use of the entire supply voltage range available. It is designed to work at very low supply voltages (1.0 V and ground), yet can operate with a supply of up to 7.0 V and ground. Output current boosting techniques provide high output current capability while keeping the drain current of the amplifier to a minimum.

### Features

- Low Voltage, Single Supply Operation (1.0 V and Ground to 7.0 V and Ground)
- High Input Impedance: Typically 40 fA Input Current
- Typical Unity Gain Bandwidth @ 5.0 V = 5.0 MHz, @ 1.0 V = 4.0 MHz
- High Output Current ( $I_{SC} = 40$  mA @ 5.0 V, 13 mA @ 1.0 V)
- Output Voltage Swings within 50 mV of Both Rails @ 1.0 V
- Input Voltage Range Includes Both Supply Rails
- High Voltage Gain: 100 dB Typical @ 1.0 V
- No Phase Reversal on the Output for Over-Driven Input Signals
- Input Offset Trimmed to 0.5 mV Typical
- Low Supply Current ( $I_D = 1.2$  mA/per Amplifier, Typical)
- 600  $\Omega$  Drive Capability
- Extended Operating Temperature Range (-40 to 105°C)
- Pb-Free Packages are Available

### Applications


- Single Cell NiCd/Ni MH Powered Systems
- Interface to DSP
- Portable Communication Devices
- Low Voltage Active Filters
- Telephone Circuits
- Instrumentation Amplifiers
- Audio Applications
- Power Supply Monitor and Control
- Compatible with VCX Logic



ON Semiconductor®


<http://onsemi.com>

### MARKING DIAGRAMS



A = Assembly Location  
L, WL = Wafer Lot  
Y, YY = Year  
W, WW = Work Week  
▪ or G = Pb-Free Package

### PIN CONNECTIONS




### ORDERING INFORMATION

Device	Package	Shipping
MC33502P	PDIP-8	50 Units/Rail
MC33502PG	PDIP-8 (Pb-Free)	50 Units/Rail
MC33502D	SOIC-8	98 Units/Rail
MC33502DG	SOIC-8 (Pb-Free)	98 Units/Rail
MC33502DR2	SOIC-8	2500 Tape & Reel
MC33502DR2G	SOIC-8 (Pb-Free)	2500 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# MC33502



This device contains 98 active transistors per amplifier.

**Figure 1. Simplified Block Diagram**

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage ( $V_{CC}$ to $V_{EE}$ )	$V_S$	7.0	V
ESD Protection Voltage at any Pin Human Body Model	$V_{ESD}$	2000	V
Voltage at Any Device Pin	$V_{DP}$	$V_S \pm 0.3$	V
Input Differential Voltage Range	$V_{IDR}$	$V_{CC}$ to $V_{EE}$	V
Common Mode Input Voltage Range	$V_{CM}$	$V_{CC}$ to $V_{EE}$	V
Output Short Circuit Duration	$t_S$	Note 1	s
Maximum Junction Temperature	$T_J$	150	°C
Storage Temperature Range	$T_{stg}$	-65 to 150	°C
Maximum Power Dissipation	$P_D$	Note 1	mW

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Power dissipation must be considered to ensure maximum junction temperature ( $T_J$ ) is not exceeded.
2. ESD data available upon request.

# MC33502

## DC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5.0\text{ V}$ , $V_{EE} = 0\text{ V}$ , $V_{CM} = V_O = V_{CC}/2$ , $R_L$ to $V_{CC}/2$ , $T_A = 25^\circ\text{C}$ , unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Input Offset Voltage ( $V_{CM} = 0$ to $V_{CC}$ ) $V_{CC} = 1.0\text{ V}$ $T_A = 25^\circ\text{C}$ $T_A = -40^\circ$ to $105^\circ\text{C}$ $V_{CC} = 3.0\text{ V}$ $T_A = 25^\circ\text{C}$ $T_A = -40^\circ$ to $105^\circ\text{C}$ $V_{CC} = 5.0\text{ V}$ $T_A = 25^\circ\text{C}$ $T_A = -40^\circ$ to $105^\circ\text{C}$	$V_{IO}$	-5.0 -7.0	0.5 -	5.0 7.0	mV
Input Offset Voltage Temperature Coefficient ( $R_S = 50\ \Omega$ ) $T_A = -40^\circ$ to $105^\circ\text{C}$	$\Delta V_{IO}/\Delta T$	-	8.0	-	$\mu\text{V}/^\circ\text{C}$
Input Bias Current ( $V_{CC} = 1.0$ to $5.0\text{ V}$ )	$ I_{IB} $	-	0.00004	10	nA
Common Mode Input Voltage Range	$V_{ICR}$	$V_{EE}$	-	$V_{CC}$	V
Large Signal Voltage Gain $V_{CC} = 1.0\text{ V}$ ( $T_A = 25^\circ\text{C}$ ) $R_L = 10\text{ k}\Omega$ $R_L = 1.0\text{ k}\Omega$ $V_{CC} = 3.0\text{ V}$ ( $T_A = 25^\circ\text{C}$ ) $R_L = 10\text{ k}\Omega$ $R_L = 1.0\text{ k}\Omega$ $V_{CC} = 5.0\text{ V}$ ( $T_A = 25^\circ\text{C}$ ) $R_L = 10\text{ k}\Omega$ $R_L = 1.0\text{ k}\Omega$	$A_{VOL}$	25 5.0	100 50	- -	kV/V
Output Voltage Swing, High ( $V_{ID} = \pm 0.2\text{ V}$ ) $V_{CC} = 1.0\text{ V}$ ( $T_A = 25^\circ\text{C}$ ) $R_L = 10\text{ k}\Omega$ $R_L = 600\ \Omega$ $V_{CC} = 1.0\text{ V}$ ( $T_A = -40^\circ$ to $105^\circ\text{C}$ ) $R_L = 10\text{ k}\Omega$ $R_L = 600\ \Omega$ $V_{CC} = 3.0\text{ V}$ ( $T_A = 25^\circ\text{C}$ ) $R_L = 10\text{ k}\Omega$ $R_L = 600\ \Omega$ $V_{CC} = 3.0\text{ V}$ ( $T_A = -40^\circ$ to $105^\circ\text{C}$ ) $R_L = 10\text{ k}\Omega$ $R_L = 600\ \Omega$ $V_{CC} = 5.0\text{ V}$ ( $T_A = 25^\circ\text{C}$ ) $R_L = 10\text{ k}\Omega$ $R_L = 600\ \Omega$ $V_{CC} = 5.0\text{ V}$ ( $T_A = -40^\circ$ to $105^\circ\text{C}$ ) $R_L = 10\text{ k}\Omega$ $R_L = 600\ \Omega$	$V_{OH}$	0.9 0.85	0.95 0.88	- -	V

# MC33502


## DC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5.0\text{ V}$ , $V_{EE} = 0\text{ V}$ , $V_{CM} = V_O = V_{CC}/2$ , $R_L$ to $V_{CC}/2$ , $T_A = 25^\circ\text{C}$ , unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Output Voltage Swing, Low ( $V_{ID} = \pm 0.2\text{ V}$ ) $V_{CC} = 1.0\text{ V}$ ( $T_A = 25^\circ\text{C}$ ) $R_L = 10\text{ k}\Omega$ $R_L = 600\ \Omega$ $V_{CC} = 1.0\text{ V}$ ( $T_A = -40^\circ$ to $105^\circ\text{C}$ ) $R_L = 10\text{ k}\Omega$ $R_L = 600\ \Omega$ $V_{CC} = 3.0\text{ V}$ ( $T_A = 25^\circ\text{C}$ ) $R_L = 10\text{ k}\Omega$ $R_L = 600\ \Omega$ $V_{CC} = 3.0\text{ V}$ ( $T_A = -40^\circ$ to $105^\circ\text{C}$ ) $R_L = 10\text{ k}\Omega$ $R_L = 600\ \Omega$ $V_{CC} = 5.0\text{ V}$ ( $T_A = 25^\circ\text{C}$ ) $R_L = 10\text{ k}\Omega$ $R_L = 600\ \Omega$ $V_{CC} = 5.0\text{ V}$ ( $T_A = -40^\circ$ to $105^\circ\text{C}$ ) $R_L = 10\text{ k}\Omega$ $R_L = 600\ \Omega$	$V_{OL}$	0.05 0.1 0.1 0.15 0.05 0.1 0.1 0.15 0.05 0.15 0.1 0.15 0.05 0.15 0.1 0.2	0.02 0.05 - - 0.02 0.08 - - 0.02 0.1 - - 0.02 0.1 - -	- - - - - - - - - - - - - - - -	V
Common Mode Rejection ( $V_{in} = 0$ to $5.0\text{ V}$ )	CMR	60	75	-	dB
Power Supply Rejection $V_{CC}/V_{EE} = 5.0\text{ V/Ground}$ to $3.0\text{ V/Ground}$	PSR	60	75	-	dB
Output Short Circuit Current ( $V_{in}$ Diff = $\pm 1.0\text{ V}$ ) $V_{CC} = 1.0\text{ V}$ Source Sink $V_{CC} = 3.0\text{ V}$ Source Sink $V_{CC} = 5.0\text{ V}$ Source Sink	$I_{SC}$	6.0 10 15 40 20 40	13 13 32 64 40 70	26 26 60 140 140 140	mA
Power Supply Current (Per Amplifier, $V_O = 0\text{ V}$ ) $V_{CC} = 1.0\text{ V}$ $V_{CC} = 3.0\text{ V}$ $V_{CC} = 5.0\text{ V}$ $V_{CC} = 1.0\text{ V}$ ( $T_A = -40$ to $105^\circ\text{C}$ ) $V_{CC} = 3.0\text{ V}$ ( $T_A = -40$ to $105^\circ\text{C}$ ) $V_{CC} = 5.0\text{ V}$ ( $T_A = -40$ to $105^\circ\text{C}$ )	$I_D$	- - - - - -	1.2 1.5 1.65 - - -	1.75 2.0 2.25 2.0 2.25 2.5	mA

# MC33502

**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5.0\text{ V}$ ,  $V_{EE} = 0\text{ V}$ ,  $V_{CM} = V_O = V_{CC}/2$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Slew Rate ( $V_S = \pm 2.5\text{ V}$ , $V_O = -2.0\text{ to }2.0\text{ V}$ , $R_L = 2.0\text{ k}\Omega$ , $A_V = 1.0$ ) Positive Slope Negative Slope	SR	2.0 2.0	3.0 3.0	6.0 6.0	V/ $\mu\text{s}$
Gain Bandwidth Product ( $f = 100\text{ kHz}$ ) $V_{CC} = 0.5\text{ V}$ , $V_{EE} = -0.5\text{ V}$ $V_{CC} = 1.5\text{ V}$ , $V_{EE} = -1.5\text{ V}$ $V_{CC} = 2.5\text{ V}$ , $V_{EE} = -2.5\text{ V}$	GBW	3.0 3.5 4.0	4.0 4.5 5.0	6.0 7.0 8.0	MHz
Gain Margin ( $R_L = 10\text{ k}\Omega$ , $C_L = 0\text{ pF}$ )	$A_m$	-	6.5	-	dB
Phase Margin ( $R_L = 10\text{ k}\Omega$ , $C_L = 0\text{ pF}$ )	$\phi_m$	-	60	-	Deg
Channel Separation ( $f = 1.0\text{ Hz to }20\text{ kHz}$ , $R_L = 600\ \Omega$ )	CS	-	120	-	dB
Power Bandwidth ( $V_O = 4.0\text{ V}_{pp}$ , $R_L = 1.0\text{ k}\Omega$ , $\text{THD} \leq 1.0\%$ )	$BW_P$	-	200	-	kHz
Total Harmonic Distortion ( $V_O = 4.5\text{ V}_{pp}$ , $R_L = 600\ \Omega$ , $A_V = 1.0$ ) $f = 1.0\text{ kHz}$ $f = 10\text{ kHz}$	THD	- -	0.004 0.01	- -	%
Differential Input Resistance ( $V_{CM} = 0\text{ V}$ )	$R_{in}$	-	>1.0	-	terra $\Omega$
Differential Input Capacitance ( $V_{CM} = 0\text{ V}$ )	$C_{in}$	-	2.0	-	pF
Equivalent Input Noise Voltage ( $V_{CC} = 1.0\text{ V}$ , $V_{CM} = 0\text{ V}$ , $V_{EE} = \text{Gnd}$ , $R_S = 100\ \Omega$ ) $f = 1.0\text{ kHz}$	$e_n$	-	30	-	nV/ $\sqrt{\text{Hz}}$



**Figure 2. Representative Block Diagram**

## General Information

The MC33502 dual operational amplifier is unique in its ability to provide 1.0 V rail-to-rail performance on both the input and output by using a SMARTMOS™ process. The amplifier output swings within 50 mV of both rails and is able to provide 50 mA of output drive current with a 5.0 V supply, and 10 mA with a 1.0 V supply. A 5.0 MHz bandwidth and a slew rate of 3.0 V/μs is achieved with high speed depletion mode NMOS (DNMOS) and vertical PNP transistors. This device is characterized over a temperature range of -40°C to 105°C.

## Circuit Information

### Input Stage

One volt rail-to-rail performance is achieved in the MC33502 at the input by using a single pair of depletion mode NMOS devices (DNMOS) to form a differential amplifier with a very low input current of 40 fA. The normal input common mode range of a DNMOS device, with an ion implanted negative threshold, includes ground and relies on the body effect to dynamically shift the threshold to a positive value as the gates are moved from ground towards the positive supply. Because the device is manufactured in a p-well process, the body effect coefficient is sufficiently large to ensure that the input stage will remain substantially saturated when the inputs are at the positive rail. This also applies at very low supply voltages. The 1.0 V rail-to-rail input stage consists of a DNMOS differential amplifier, a folded cascode, and a low voltage balanced mirror. The low voltage cascoded balanced mirror provides high 1st stage gain and base current cancellation without sacrificing signal integrity. Also, the input offset voltage is trimmed to less than 1.0 mV because of the limited available supply voltage. The body voltage of the input DNMOS differential pair is internally trimmed to minimize the input offset voltage. A common mode feedback path is also employed to enable the offset voltage to track over the input common mode voltage. The total operational amplifier quiescent current drop is 1.3 mA/amp.

### Output Stage

An additional feature of this device is an “on demand” base current cancellation amplifier. This feature provides base drive to the output power devices by making use of a buffer amplifier to perform a voltage-to-current conversion. This is done in direct proportion to the load conditions. This “on demand” feature allows these amplifiers to consume only a few micro-amps of current when the output stage is in its quiescent mode. Yet it provides high output current when required by the load. The rail-to-rail output stage current boost circuit provides 50 mA of output current with a 5.0 V supply (For a 1.0 V supply output stage will do 10 mA) enabling the operational amplifier to drive a 600 Ω load. A buffer is necessary to isolate the load current effects in the output stage from the input stage. Because of the low voltage conditions, a DNMOS follower is used to provide an essentially zero voltage level shift. This buffer isolates any load current changes on the output stage from loading the input stage. A high speed vertical PNP transistor provides excellent frequency performance while sourcing current. The operational amplifier is also internally compensated to provide a phase margin of 60 degrees. It has a unity gain of 5.0 MHz with a 5.0 V supply and 4.0 MHz with a 1.0 V supply.

### Low Voltage Operation

The MC33502 will operate at supply voltages from 0.9 to 7.0 V and ground. When using the MC33502 at supply voltages of less than 1.2 V, input offset voltage may increase slightly as the input signal swings within approximately 50 mV of the positive supply rail. This effect occurs only for supply voltages below 1.2 V, due to the input depletion mode MOSFETs starting to transition between the saturated to linear region, and should be considered when designing high side dc sensing applications operating at the positive supply rail. Since the device is rail-to-rail on both input and output, high dynamic range single battery cell applications are now possible.




Figure 3. Output Saturation versus Load Resistance




Figure 4. Drive Output Source/Sink Saturation Voltage versus Load Current




Figure 5. Input Current versus Temperature




Figure 6. Gain and Phase versus Frequency




Figure 7. Transient Response






Figure 8. Slew Rate


# MC33502




**Figure 9. Maximum Power Dissipation versus Temperature**




**Figure 10. Open Loop Voltage Gain versus Temperature**




**Figure 11. Output Voltage versus Frequency**



**Figure 12. Common Mode Rejection versus Frequency**



**Figure 13. Power Supply Rejection versus Frequency**



**Figure 14. Output Short Circuit Current versus Output Voltage**






Figure 15. Output Short Circuit Current versus Temperature




Figure 16. Supply Current per Amplifier versus Supply Voltage with No Load




Figure 17. Input Offset Voltage Temperature Coefficient Distribution




Figure 18. Input Offset Voltage Distribution




Figure 19. Total Harmonic Distortion versus Frequency with 1.0 V Supply




Figure 20. Total Harmonic Distortion versus Frequency with 5.0 V Supply




Figure 21. Slew Rate versus Temperature




Figure 22. Gain Bandwidth Product versus Temperature




Figure 23. Voltage Gain and Phase versus Frequency




Figure 24. Gain and Phase Margin versus Temperature




Figure 25. Gain and Phase Margin versus Differential Source Resistance




Figure 26. Feedback Loop Gain and Phase versus Capacitive Load




Figure 27. Channel Separation versus Frequency




Figure 28. Output Voltage Swing versus Supply Voltage




Figure 29. Equivalent Input Noise Voltage versus Frequency




Figure 30. Gain and Phase Margin versus Supply Voltage




Figure 31. Useable Supply Voltage versus Temperature




Figure 32. Open Loop Gain versus Supply Voltage

# MC33502




Figure 33. 1.0 V Oscillator




Figure 34. 1.0 V Voiceband Filter

# MC33502





Figure 35. Power Supply Application



$I_o$	$I_L$	$\Delta I_o / \Delta I_L$
435 mA	463 $\mu$ A	-120 $\times 10^{-6}$
212 mA	492 $\mu$ A	

For best performance, use low tolerance resistors.




Figure 36. 1.0 V Current Pump



SCALE 1:1

PDIP-8  
CASE 626-05  
ISSUE P

DATE 22 APR 2015




NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCHES.
3. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
4. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0.10 INCH.
5. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUM C.
6. DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
7. DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CORNERS).

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	----	0.210	----	5.33
A1	0.015	----	0.38	----
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.35	0.56
b2	0.060 TYP		1.52 TYP	
C	0.008	0.014	0.20	0.36
D	0.355	0.400	9.02	10.16
D1	0.005	----	0.13	----
E	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
e	0.100 BSC		2.54 BSC	
eB	----	0.430	----	10.92
L	0.115	0.150	2.92	3.81
M	----	10°	----	10°

GENERIC  
MARKING DIAGRAM\*



- XXXX = Specific Device Code
- A = Assembly Location
- WL = Wafer Lot
- YY = Year
- WW = Work Week
- G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:

- PIN 1. AC IN
- 2. DC + IN
- 3. DC - IN
- 4. AC IN
- 5. GROUND
- 6. OUTPUT
- 7. AUXILIARY
- 8. V<sub>CC</sub>

DOCUMENT NUMBER:	98ASB42420B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	PDIP-8	PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



SCALE 1:1

SOIC-8 NB  
CASE 751-07  
ISSUE AK

DATE 16 FEB 2011



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
  6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0°	8°	0°	8°
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM\*



XXXXXX = Specific Device Code  
A = Assembly Location  
L = Wafer Lot  
Y = Year  
W = Work Week  
▪ = Pb-Free Package

XXXXXX = Specific Device Code  
A = Assembly Location  
Y = Year  
WW = Work Week  
▪ = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-8 NB	PAGE 1 OF 2

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**SOIC-8 NB**  
**CASE 751-07**  
**ISSUE AK**

DATE 16 FEB 2011

- |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                        |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <p>STYLE 1:<br/>         PIN 1. EMITTER<br/>         2. COLLECTOR<br/>         3. COLLECTOR<br/>         4. EMITTER<br/>         5. EMITTER<br/>         6. BASE<br/>         7. BASE<br/>         8. EMITTER</p>                                                                 | <p>STYLE 2:<br/>         PIN 1. COLLECTOR, DIE, #1<br/>         2. COLLECTOR, #1<br/>         3. COLLECTOR, #2<br/>         4. COLLECTOR, #2<br/>         5. BASE, #2<br/>         6. EMITTER, #2<br/>         7. BASE, #1<br/>         8. EMITTER, #1</p>               | <p>STYLE 3:<br/>         PIN 1. DRAIN, DIE #1<br/>         2. DRAIN, #1<br/>         3. DRAIN, #2<br/>         4. DRAIN, #2<br/>         5. GATE, #2<br/>         6. SOURCE, #2<br/>         7. GATE, #1<br/>         8. SOURCE, #1</p>                            | <p>STYLE 4:<br/>         PIN 1. ANODE<br/>         2. ANODE<br/>         3. ANODE<br/>         4. ANODE<br/>         5. ANODE<br/>         6. ANODE<br/>         7. ANODE<br/>         8. COMMON CATHODE</p>                                                                           |
| <p>STYLE 5:<br/>         PIN 1. DRAIN<br/>         2. DRAIN<br/>         3. DRAIN<br/>         4. DRAIN<br/>         5. GATE<br/>         6. GATE<br/>         7. SOURCE<br/>         8. SOURCE</p>                                                                               | <p>STYLE 6:<br/>         PIN 1. SOURCE<br/>         2. DRAIN<br/>         3. DRAIN<br/>         4. SOURCE<br/>         5. SOURCE<br/>         6. GATE<br/>         7. GATE<br/>         8. SOURCE</p>                                                                    | <p>STYLE 7:<br/>         PIN 1. INPUT<br/>         2. EXTERNAL BYPASS<br/>         3. THIRD STAGE SOURCE<br/>         4. GROUND<br/>         5. DRAIN<br/>         6. GATE 3<br/>         7. SECOND STAGE Vd<br/>         8. FIRST STAGE Vd</p>                    | <p>STYLE 8:<br/>         PIN 1. COLLECTOR, DIE #1<br/>         2. BASE, #1<br/>         3. BASE, #2<br/>         4. COLLECTOR, #2<br/>         5. COLLECTOR, #2<br/>         6. EMITTER, #2<br/>         7. EMITTER, #1<br/>         8. COLLECTOR, #1</p>                              |
| <p>STYLE 9:<br/>         PIN 1. EMITTER, COMMON<br/>         2. COLLECTOR, DIE #1<br/>         3. COLLECTOR, DIE #2<br/>         4. EMITTER, COMMON<br/>         5. EMITTER, COMMON<br/>         6. BASE, DIE #2<br/>         7. BASE, DIE #1<br/>         8. EMITTER, COMMON</p> | <p>STYLE 10:<br/>         PIN 1. GROUND<br/>         2. BIAS 1<br/>         3. OUTPUT<br/>         4. GROUND<br/>         5. GROUND<br/>         6. BIAS 2<br/>         7. INPUT<br/>         8. GROUND</p>                                                              | <p>STYLE 11:<br/>         PIN 1. SOURCE 1<br/>         2. GATE 1<br/>         3. SOURCE 2<br/>         4. GATE 2<br/>         5. DRAIN 2<br/>         6. DRAIN 2<br/>         7. DRAIN 1<br/>         8. DRAIN 1</p>                                               | <p>STYLE 12:<br/>         PIN 1. SOURCE<br/>         2. SOURCE<br/>         3. SOURCE<br/>         4. GATE<br/>         5. DRAIN<br/>         6. DRAIN<br/>         7. DRAIN<br/>         8. DRAIN</p>                                                                                 |
| <p>STYLE 13:<br/>         PIN 1. N.C.<br/>         2. SOURCE<br/>         3. SOURCE<br/>         4. GATE<br/>         5. DRAIN<br/>         6. DRAIN<br/>         7. DRAIN<br/>         8. DRAIN</p>                                                                              | <p>STYLE 14:<br/>         PIN 1. N-SOURCE<br/>         2. N-GATE<br/>         3. P-SOURCE<br/>         4. P-GATE<br/>         5. P-DRAIN<br/>         6. P-DRAIN<br/>         7. N-DRAIN<br/>         8. N-DRAIN</p>                                                     | <p>STYLE 15:<br/>         PIN 1. ANODE 1<br/>         2. ANODE 1<br/>         3. ANODE 1<br/>         4. ANODE 1<br/>         5. CATHODE, COMMON<br/>         6. CATHODE, COMMON<br/>         7. CATHODE, COMMON<br/>         8. CATHODE, COMMON</p>               | <p>STYLE 16:<br/>         PIN 1. EMITTER, DIE #1<br/>         2. BASE, DIE #1<br/>         3. EMITTER, DIE #2<br/>         4. BASE, DIE #2<br/>         5. COLLECTOR, DIE #2<br/>         6. COLLECTOR, DIE #2<br/>         7. COLLECTOR, DIE #1<br/>         8. COLLECTOR, DIE #1</p> |
| <p>STYLE 17:<br/>         PIN 1. VCC<br/>         2. V2OUT<br/>         3. V1OUT<br/>         4. TXE<br/>         5. RXE<br/>         6. VEE<br/>         7. GND<br/>         8. ACC</p>                                                                                          | <p>STYLE 18:<br/>         PIN 1. ANODE<br/>         2. ANODE<br/>         3. SOURCE<br/>         4. GATE<br/>         5. DRAIN<br/>         6. DRAIN<br/>         7. CATHODE<br/>         8. CATHODE</p>                                                                 | <p>STYLE 19:<br/>         PIN 1. SOURCE 1<br/>         2. GATE 1<br/>         3. SOURCE 2<br/>         4. GATE 2<br/>         5. DRAIN 2<br/>         6. MIRROR 2<br/>         7. DRAIN 1<br/>         8. MIRROR 1</p>                                             | <p>STYLE 20:<br/>         PIN 1. SOURCE (N)<br/>         2. GATE (N)<br/>         3. SOURCE (P)<br/>         4. GATE (P)<br/>         5. DRAIN<br/>         6. DRAIN<br/>         7. DRAIN<br/>         8. DRAIN</p>                                                                   |
| <p>STYLE 21:<br/>         PIN 1. CATHODE 1<br/>         2. CATHODE 2<br/>         3. CATHODE 3<br/>         4. CATHODE 4<br/>         5. CATHODE 5<br/>         6. COMMON ANODE<br/>         7. COMMON ANODE<br/>         8. CATHODE 6</p>                                        | <p>STYLE 22:<br/>         PIN 1. I/O LINE 1<br/>         2. COMMON CATHODE/VCC<br/>         3. COMMON CATHODE/VCC<br/>         4. I/O LINE 3<br/>         5. COMMON ANODE/GND<br/>         6. I/O LINE 4<br/>         7. I/O LINE 5<br/>         8. COMMON ANODE/GND</p> | <p>STYLE 23:<br/>         PIN 1. LINE 1 IN<br/>         2. COMMON ANODE/GND<br/>         3. COMMON ANODE/GND<br/>         4. LINE 2 IN<br/>         5. LINE 2 OUT<br/>         6. COMMON ANODE/GND<br/>         7. COMMON ANODE/GND<br/>         8. LINE 1 OUT</p> | <p>STYLE 24:<br/>         PIN 1. BASE<br/>         2. EMITTER<br/>         3. COLLECTOR/ANODE<br/>         4. COLLECTOR/ANODE<br/>         5. CATHODE<br/>         6. CATHODE<br/>         7. COLLECTOR/ANODE<br/>         8. COLLECTOR/ANODE</p>                                      |
| <p>STYLE 25:<br/>         PIN 1. VIN<br/>         2. N/C<br/>         3. REXT<br/>         4. GND<br/>         5. IOUT<br/>         6. IOUT<br/>         7. IOUT<br/>         8. IOUT</p>                                                                                         | <p>STYLE 26:<br/>         PIN 1. GND<br/>         2. dv/dt<br/>         3. ENABLE<br/>         4. ILIMIT<br/>         5. SOURCE<br/>         6. SOURCE<br/>         7. SOURCE<br/>         8. VCC</p>                                                                    | <p>STYLE 27:<br/>         PIN 1. ILIMIT<br/>         2. OVLO<br/>         3. UVLO<br/>         4. INPUT+<br/>         5. SOURCE<br/>         6. SOURCE<br/>         7. SOURCE<br/>         8. DRAIN</p>                                                            | <p>STYLE 28:<br/>         PIN 1. SW_TO_GND<br/>         2. DASIC OFF<br/>         3. DASIC_SW_DET<br/>         4. GND<br/>         5. V_MON<br/>         6. VBULK<br/>         7. VBULK<br/>         8. VIN</p>                                                                        |
| <p>STYLE 29:<br/>         PIN 1. BASE, DIE #1<br/>         2. EMITTER, #1<br/>         3. BASE, #2<br/>         4. EMITTER, #2<br/>         5. COLLECTOR, #2<br/>         6. COLLECTOR, #2<br/>         7. COLLECTOR, #1<br/>         8. COLLECTOR, #1</p>                        | <p>STYLE 30:<br/>         PIN 1. DRAIN 1<br/>         2. DRAIN 1<br/>         3. GATE 2<br/>         4. SOURCE 2<br/>         5. SOURCE 1/DRAIN 2<br/>         6. SOURCE 1/DRAIN 2<br/>         7. SOURCE 1/DRAIN 2<br/>         8. GATE 1</p>                           |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                        |

<b>DOCUMENT NUMBER:</b>	<b>98ASB42564B</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>SOIC-8 NB</b>	<b>PAGE 2 OF 2</b>

**onsemi** and **ONSEMI** are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.



**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at [www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)