16-bit Microcontroller 256K-byte Flash ROM / 24Kbyte RAM / 100-pin



ON Semiconductor®

www.onsemi.com

Features

- 16-channel 12-bit resolution AD converter
- Infrared remote controller receiver circuit
- CRC operating circuit
- Internal Reset Function

Performance


- 83.3ns (12.0MHz), $V_{DD} = 3.0$ to 3.6V, $T_a = -40$ to +85°C
- 100ns (10.0MHz), $V_{DD} = 2.7$ to 3.6V, $T_a = -40$ to +85°C

Function Descriptions


- Xstromv16 CPU
 - 4G-byte address space
 - General-purpose registers : 16 bits × 16 registers
- Ports
 - I/O Ports 86
 - Power supply pins 8 (V_{SS}1 to V_{SS}4, V_{DD}1 to V_{DD}4)
- Timer
 - 16-bit timers \times 8
 - Base timer serving as a time-of-day clock
- Serial interfaces
 - Synchronous SIO interfaces × 3 (with automatic transmission capability)
 - Single master I²C/synchronous SIO interface × 2
 - Slave I²C/synchronous SIO interface
- Asynchronous SIO (UART) interfaces × 3
- Multifrequency 12-bit PWM modules
- 16-channel 12-bit resolution AD converter
- · Watchdog timer
- Infrared remote controller receiver circuit
- CRC operating circuit
- Real time clock
- System clock frequency divider
- CF oscillator circuit, Crystal oscillator circuit, RC oscillator circuit
- 61-source 14-vector interrupt feature
- On-chip debugger function

Application

• Home audio, White goods



TQFP 100,14x14



Pin Assignment (Top view)

ORDERING INFORMATION

See detailed ordering and shipping information on page 47 of this data sheet.

^{*} This product is licensed from Silicon Storage Technology, Inc. (USA).

Function Details

- Xstromy16 CPU
 - 4G-byte address space
 - General-purpose registers: 16 bits × 16 registers

■ Flash ROM

- Programming voltage level: 2.7 to 3.6V.
- Block-erasable in 2K byte units.
- Data written in 2-byte units.
- 262144×8 bits

■ RAM

- 24576×8 bits
- Minimum instruction cycle time (tCYC)
- 83.3 ns (12 MHz), $V_{DD} = 3.0 \text{ to } 3.6 \text{V}$
 - 100 ns (10 MHz), $V_{DD} = 2.7 \text{ to } 3.6 \text{V}$

■ Ports

• Normal withstand voltage I/O ports

Ports whose I/O direction can be designated in 1 bit units : 86 (P0n P1n, P2n, P3n, P4n, P5n, P6n, P7n,

PAn PB0 to PB6, PC2, PD0 to PD5)

• Oscillation/normal withstand voltage I/O ports : 4 (PC0, PC1, PC3, PC4)

Reset pinsTEST pins1 (RESB)1 (TEST)

• Power pins : 8 (V_{SS}1 to 4, V_{DD}1 to 4)

■ Timers

- Timer 0: 16-bit timer that supports PWM/toggle outputs
 - <1> 5-bit prescaler
 - <2> 8-bit PWM × 2, 8-bit timer + 8-bit PWM mode selectable
 - <3> Clock source selectable from system clock, OSC0, OSC1, and internal RC oscillator.
- Timer 1: 16-bit timer with capture registers
 - <1>5-bit prescaler
 - <2> May be divided into 2 channels of 8-bit timer
 - <3> Clock source selectable from system clock, OSC0, OSC1, and internal RC oscillator
- Timer 2: 16-bit timer with capture registers
 - <1> 4-bit prescaler
 - <2> May be divided into 2 channels of 8-bit timer
 - <3> Clock source selectable from system clock, OSC0, OSC1, and external events
- Timer 3: 16-bit timer that shpports PWM/toggle outputs
 - <1> 8-bit prescaler
 - <2> 8-bit timer× 2ch or 8-bit timer+8-bit PWM mode selectable
 - <3> Clock source selectable from system clock, OSC0, OSC1, and external events
- Timer 4: 16-bit timer that supports toggle outputs
 - <1> Clock source selectable from system clock and prescaler 0
- Timer 5: 16-bit timer that supports toggle output
 - <1> Clock source selectable from system clock and prescaler 0
- Timer 6: 16-bit timer that supports toggle outputs
 - <1> Clock source selectable from system clock and prescaler 1
- Timer 7: 16-bit timer that supports toggle output
 - <1> Clock source selectable from system clock and prescaler 1
 - *Prescaler 0 and 1 are consisted of 4bits and can choose their clock source from OSC0 or OSC1.
- · Base timer
 - <1> Clock may be selected from OSC0 (32.768 kHz crystal oscillator) and frequency-divided output of system clock.
 - <2> Interrupts can be generated in 7 timing schemes.

■ Real time clock

- <1> Calender with Jan. 1, 2000 to Dec. 31, 2799 including automatic leapyear calculation function.
- <2> Consisted of Indipendent second-minuit-hour-day-month-yeare-century counters.

■ Serial interfaces

- SIO0: 8-bit synchronous SIO
 - <1> LSB first/MSB first mode selectable
 - <2> Supports data communication with a data length of 8 bits or less (1 to 8 bits specifiable)
 - <3> Built-in 8-bit baudrate generator (4 tCYC to 512 tCYC transfer clocks)
 - <4> Continuous/automatic data transmission (9- to 32768-bit units specifiable)
 - <5> Interval function (intervals specifiable in 0 to 64tSCK units)
 - <6> Wakeup function
- SIO1: 8-bit synchronous SIO
 - <1> LSB first/MSB first mode selectable
 - <2> Supports data communication with a data length of 8 bits or less (1 to 8 bits specifiable)
 - <3> Built-in 8-bit baudrate generator (4 tCYC to 512 tCYC transfer clocks)
 - <4> Continuous/automatic data transmission (9- to 32768-bit units specifiable)
 - <5> Interval function (intervals specifiable in 0 to 64tSCK units)
 - <6> Wakeup function
- SIO4: 8-bit synchronous SIO
 - <1> LSB first/MSB first mode selectable
 - <2> Supports data communication with a data length of 8 bits or less (1 to 8 bits specifiable)
 - <3> Built-in 8-bit baudrate generator (4 tCYC to 512 tCYC transfer clocks)
 - <4> Continuous/automatic data transmission (9- to 32768-bit units specifiable)
 - <5> Interval function (intervals specifiable in 0 to 64tSCK units)
 - <6> Wakeup function
- SMIIC0: Single master I²C/8-bit synchronous SIO

Mode 0: Single-master mode communication

Mode 1: Synchronous 8-bit serial I/O (MSB first)

• SMIIC1: Single master I²C/8-bit synchronous SIO

Mode 0: Single-master mode communication

Mode 1: Synchronous 8-bit serial I/O (MSB first)

• SLIIC0: Slave I²C/8-bit synchronous SIO

Mode 0: I²C slave mode communication

Mode 1: Synchronous 8-bit serial I/O (MSB first)

Note: usable only with the external clock source

• UART0

<1> Data length : 8 bits (LSB first)

<2> Start bits : 1 bit <3> Stop bits : 1 bit

<4> Parity bits : None/even parity/odd parity

<5> Transfer rate : 4/8 cycle

<6> Baudrate source clock: P07 input signal used as a 1 cycle signal (T0PWMH can be used as a clock source) or Timer4 cycle.

<7> Full duplex communication

Note: The "cycle" refers to one period of the baudrate clock source.

• UART2

<1> Data length : 8 bits (LSB first)

<2> Start bits : 1 bit <3> Stop bits : 1/2 bit

<4> Parity bits : None/even parity/odd parity

<5> Transfer rate : 8 to 4096 cycle

<6> Baudrate source clock: System clock/OSC0/OSC1/P26 input signal

<7> Wakeup function

<8> Full duplex communication

Note: The "cycle" refers to one period of the baudrate clock source.

• UART3

<1> Data length : 8 bits (LSB first)

<2> Start bits : 1 bit <3> Stop bits : 1/2 bit

<4> Parity bits : None/even parity/odd parity

<5> Transfer rate : 8 to 4096 cycle

- <6> Baudrate source clock: System clock/OSC0/OSC1/P36 input signal
- <7> Wakeup function
- <8> Full duplex communication

Note: The "cycle" refers to one period of the baudrate clock source.

■ AD converter

- <1> 12/8 bits resolution selectable
- <2> Analog input: 16 channels
- <3> Comparator mode

■ PWM

- PWM0: Multifrequency 12-bit PWM × 2 channels (PWM0A and PWM0B)
 - <1> 2-channel pairs controlled independently of one another
 - <2> Clock source selectable from system clock or OSC1
 - <3> 8-bit prescaler: TPWMR0= (prescaler value + 1) × clock period
 - <4> 8-bit fundamental wave PWM generator circuit + 4-bit additional pulse generator circuit
 - <5> Fundamental wave PWM mode

Fundamental wave period: 16 TPWMR0 to 256 TPWMR0

High pulse width : 0 to (Fundamental wave period - TPWMR0)

<6> Fundamental wave + additional pulse mode

Fundamental wave period: 16 TPWMR0 to 256 TPWMR0 Overall period: Fundamental wave period × 16

High pulse width : 0 to (Fundamental wave period - TPWMR0)

■ CRC operating circuit

■ Watchdog timer

- <1> Driven by the base timer + internal watchdog timer dedicated counter
- <2> Interrupt or reset mode selectable

■ Infrared Remote Controller Receiver Circuit

- 1) Noise rejection function (noise filter time constant: Approx. 120µs when the 32.768kHz crystal oscillator is selected as the reference clock source)
- 2) Supports data encording systems such as PPM (Pulse Position Modulation) and Manchester encording
- 3) X'tal HOLD mode release function

■ Internal Reset Function

- •Power-on reset (POR) function
 - 1) POR reset is generated only at power-on time.
 - 2) The POR release level can be selected through option configuration.
- •Low-voltage detection reset (LVD) function
 - 1) LVD and POR functions are combined to generate resets when power is turned on and when power voltage falls below a certain level.
 - 2) The use/disuse of the LVD function and the low voltage threshold level can be selected by option configuration.

■ Interrupts (peripheral function))

- 61 sources (33 modules), 14 vector addresses
 - <1> Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
 - <2> When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Interrupt Module
1	08000Н	Watchdog timer (1)
2	08004Н	Base timer (2)
3	08008H	Timer 0 (2)
4	0800CH	INT0 (1)
5	08014H	INT1 (1)
6	08018H	INT2 (1)/timer 1 (2)/UART2 (4)
7	0801CH	INT3 (1)/timer 2 (4)/SMIIC0 (1)/SLIIC1 (1)
8	08020Н	INT4 (1)/timer 3 (2)/Infared remote control receiver(4)
9	08024Н	INT5 (1)/timer 4 (1)/SIO1 (2)
10	0802CH	PWM0 (1)/SMIIC1(1)
11	08030Н	ADC (1)/timer 5 (1)/SIO4(2)
12	08034Н	INT6 (1)/timer 6 (1)/UART 3 (4)
13	08038H	INT7 (1)/SIO0 (2)/SIO0(2)
14	0803CH	Port 0 (3)/Port 5 (8)/RTC (1)/CRC (1)

- 3 priority levels selectable
- Of interrupts of the same level, the one with the smallest vector address takes precedence.
- A number enclosed in parentheses denotes the number of sources.

■ Subroutine stack: RAM area

- Subroutine calls that automatically save PSW, interrupt vector calls: 6 bytes
- Subroutine calls that do not automatically save PSW: 4 bytes

■ Multiplication/division instructions

- 16 bits × 16 bits (4 tCYC execution time)
- 16 bits ÷ 16 bits (18 to 19 tCYC execution time)
- 32 bits ÷ 16 bits (18 to 19 tCYC execution time)

■ Oscillator circuits

• RC oscillator circuit (internal) : For system clock

• CF oscillator circuit (built-in Rf circuit) : For system clock(OSC1)

• Crystal oscillator circuit (built-in Rf circuit) : For low-speed system clock (OSC0)

• SLRC oscillator circuit (internal) : For system clock (In the case of exception processing)

• VCO oscillator circuit : For timer3, 4, 5, 6, 7 clock

■ System clock divider function

- Can run on low current.
- 1/1 to 1/128 of the system clock frequency can be set.

■ Standby function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
 - <1> Oscillation is not stopped automatically.
 - <2> Released by a system reset or occurrence of an interrupt.
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
 - <1>OSC1, RC, and OSC0 oscillations automatically stop.
 - <2> There are six ways of releasing the HOLD mode:
 - (1) Setting the reset pin to the low level
 - (2) Setting at least one of the INT0, INT1, INT2, INT4, INT5, INT6, and INT7 pins to the specified level
 - (3) Having an interrupt source established at port 0
 - (4) Having an interrupt source established at port 5
 - (5) Having an interrupt established at SIO0, SIO1 or SIO4
 - (6) Having an interrupt established at UART2 or UART3

- HOLDX mode: Suspends instruction execution and the operation of the peripheral circuits except those which run on OSC0.
 - <1>OSC1 and RC oscillations automatically stop.
 - <2> OSC0 maintains the state that is established when the HOLDX mode is entered.
 - <3> There are nine ways of releasing the HOLDX mode.
 - (1) Setting the reset pin to the low level
 - (2) Setting at least one of the INT0, INT1, INT2, INT4, INT5, INT6, and INT7 pins to the specified level
 - (3) Having an interrupt source established at port 0
 - (4) Having an interrupt source established at port 5
 - (5) Having an interrupt source established at the base timer circuit
 - (6) Having an interrupt established at SIO0, SIO1 or SIO4
 - (7) Having an interrupt established at UART2 or UATR3
 - (8) Having an interrupt established at Infared remote control receiver.
 - (9) Having an interrupt source established at the real time clock circuit

■ On-chip debugger function

- Supports software debugging with the IC mounted on the target board.
- Supports source line debugging and tracing functions, and breakpoint setting and real time display.
- Single-wire communication
- Package form
 - TQFP100, 14 × 14 : Pb-Free and Halogen Free type
- Development tools
 - On-chip debugger: EOCUIF1 or EOCUIF2 + LC88FC2D0B

■ Programming board

Package	Programming Board
TQFP100,14 × 14	W88F52TQ

■ Flash ROM Programmer

Mak	er	Model	Supported Version	Device
Flash Support Group Company (FSG) + ON Semiconductor (Note 1)	On-board Single / Gang programmer	AF9101/AF9103(Main budy) (FSG models) SIB88 Type A (Interface driver) (ON Semiconductor model)	(Note 2)	LC88FC2H0
ON Semiconductor	Single / Gang programmer	SKK Type C (SanyoFWS)	Application Version After 1.08 Chip Data Version After 2.46	LC88FC2H0
	On-board Single programmer	FWS-X16DI Type 2	Application Version After 1.08 Chip Data Version After 2.45	LC88FC2H0

For information about AF-Series:

Flash Support Group Company. (TOA ELECTRONICS, Inc.)

TEL: +81-53-459-1050 E-mail: sales@j-fsg.co.jp


Note1: On-board-programmer from FSG (AF9101/AF9103) and serial interface driver from our company (SIB88-TypeA) together can give a PC-less, standalone on-board-programming capabilities.


Note2: It needs a special programming devices and applications depending on the use of programming environment. Please ask FSG or our company for the information.

Package Dimensions


unit: mm


TQFP 100, 14x14 CASE 932AN-01 ISSUE O






ANAM	P/N	32776	<u> 3</u>
SYMBOL	MIN	NOM	MAX
Α	_	_	1.20
A1	0.05	_	0.15
A2	0.95	1.00	1.05
D	16	.00 BS	SC SC
D1	14	.00 BS	SC SC
Ε	16	.00 BS	SC SC
E1	14	.00 BS	SC SC
L	0.45	0.60	0.75
е	0	.50 BS	С
В	0.17	0.22	0.27
С	0.09	-	0.20
α°	11	_	13
β°	0	_	7
γ°	0	-	_
G	0.08	_	_
Н	1.	00 RE	F.
J	0.08	_	0.20
K	0.20	_	_
ddd	_	_	0.08






- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- A PACKAGE OUTSIDE FEATURES AND PIN 1 INDICATOR VARY FROM VENDOR TO VENDOR.
- THIS PART CONFORMS TO JEDEC 95, MS-026, VARIATION "AED".

Pin Assignment



TQFP100,14x14 (Pb-Free and Halogen Free type)

System Block Diagram



Pin Description

Pin Name	I/O	Description
VSS1, VSS2,	-	– power sources
VSS3, VSS4		
VDD1, VDD2,	_	+power sources
VDD3, VDD4		
Port 0	I/O	• 8-bit I/O port
P00 to P07		• I/O specifiable in 1-bit units
100 to 107		Pull-up resistors can be turned on and off in 1 bit units
		• HOLD release input (P00 to P03, P04, P05)
		• Port 0 interrupt input (P00 to P03, P04, P05)
		• Pin functions
		P06: Timer 0L output
		P07: Timer 0L output/UART0 clock input
Port 1	I/O	• 8-bit I/O port
P10 to P17		• I/O specifiable in 1-bit units
		Pull-up resistors can be turned on and off in 1 bit units
		• Pin functions
		P10: SIO0 data output
		P11: SIO0 data input/pulse input/output
		P12: SIO0 clock input/output
		P13: UART0 transmit
		P14: Timer 3L output/UART0 receive
		P15: Timer 3H output
		P16: UART2 receive
		P17: UART2 transmit
Port 2	I/O	• 8-bit I/O port
P20 to P27		• I/O specifiable in 1-bit units
		Pull-up resistors can be turned on and off in 1 bit units
		• Pin functions
		P20: INT4 input/HOLD release input/timer 3 event input/
		timer 2L capture input/timer 2H capture input
		P21: INT5 input/HOLD release input/timer 3 event input/
		timer 2L capture input/timer 2H capture input
		P22: SMIIC0 clock input/output
		P23: SMIIC0 bus input/output/data input
		P24: SMIIC0 data output (used in 3-wire SIO mode)
		P25: Timer 4 output
		P26: Timer 5 output
		Interrupt acknowledge type
		INT4, INT5: H level, L level, H edge, L edge, both edges

Continued on next page.

Continued from preceding page.

Pin Name	I/O	Description
Port 3	I/O	• 8-bit I/O port
P30 to P37		• I/O specifiable in 1-bit units
130 10137		• Pull-up resistors can be turned on and off in 1 bit units
		• Pin functions
		P30: INT0 input/HOLD release/timer 2L capture input
		P31: INT1 input/HOLD release/timer 2H capture input
		P32: INT2 input/HOLD release/timer 2 event input/timer 2L capture input/
		Infrared Remote Controller Receiver input P33: INT3 input/HOLD release/timer 2 event input/timer 2H capture input
		P33. INTS input/HOLD release/timer 2 event input/timer 2H capture input P34: UART3 receive
		P35: UART3 transmit
		P36: Timer 6 output
		P37: Timer 7 output
		Interrupt acknowledge type
		INT0 to INT3: H level, L level, H edge, L edge, both edges
Port 4	I/O	• 8-bit I/O port
P40 to P47		• I/O specifiable in 1-bit units
1 10 10 1 17		• Pull-up resistors can be turned on and off in 1 bit units
		• Pin functions
		P40: INT6 input/HOLD release input
		P41: INT7 input/HOLD release input
		P43: SIO1 data output P44: SIO1 data input/bus input/output
		P45: SIO1 clock input/output
		P46: PWM0A output
		P47: PWM0Boutput
		Interrupt acknowledge type
		INT6, INT7: H level, L level, H edge, L edge, both edges
Port 5	I/O	• 8-bit I/O port
P50 to P57		• I/O specifiable in 1-bit units
		• Pull-up resistors can be turned on and off in 1 bit units
		HOLD release input
		Port 0 interrupt input
Port 6	I/O	• 8-bit I/O port
P60 to P67		• I/O specifiable in 1-bit units
100 to 107		• Pull-up resistors can be turned on and off in 1 bit units
		• Pin functions
		AN0 (P60) to AN7 (P67): AD converter input port
Port 7	I/O	• 8-bit I/O port
P70 to P77		• I/O specifiable in 1-bit units
170 10177		• Pull-up resistors can be turned on and off in 1 bit units
		• Pin functions
		AN8 (P70) to AN15 (P77): AD converter input port

Continued on next page.

Continued from preceding page.

Pin Name	I/O	Description
Port A	I/O	• 8-bit I/O port
PA0 to PA7	1	• I/O specifiable in 1-bit units
1710 10 1717		• Pull-up resistors can be turned on and off in 1 bit units
		Multiplexed pin functions
		PA0: SIO4 data output
		PA1: SIO4 data input/pulse input/output
		PA2: SIO4 clock input/output
		PA3: SIO4 chip select input
		PA4: SLIIC0 clock input
		PA5: SLIIC0 bus input/output/data input
D D		PA6: SLIIC0 data output (used in 3-wire SIO mode)
Port B	I/o	• 7-bit I/O port
PB0 to PB6		• I/O specifiable in 1-bit units
		• Pull-up resistors can be turned on and off in 1 bit units
		• Multiplexed pin functions
		PB4: SMIIC1 clock input/output PB5: SMIIC1 bus input/output/data input
		PB6: SMIIC1 data output (used in 3-wire SIO mode)
Port C	I/O	• 5-bit I/O port
	1/0	• I/O specifiable in 1-bit units
PC0 to PC4		• Pull-up resistors can be turned on and off in 1 bit units(PC2)
		• Pin functions
		PC0: 32.768 kHz crystal oscillator input
		PC1: 32.768 kHz crystal oscillator output
		PC2: FILT of VCO
		PC3: Ceramic oscillator input
		PC4: Ceramic oscillator output/VCO output
Port D	I/O	6-bit I/O port
	1/0	• I/O specifiable in 1-bit units
PD0 to PD5		• Pull-up resistors can be turned on and off in 1 bit units
TEST	I/O	TEST pin
11.51	1/0	Used to communicate with on-chip debugger.
		• Connects an external 100 k Ω pull-down resistor.
RESB	I/O	<u> </u>
KESD	1/0	Reset pin


Port Output Types

The table below lists the types of port outputs and the presence/absence of a pull-up resistor. Data can be read into any input port even if it is in the output mode.


Port Name	Option Selected in Units of	Output Type	Pull-up Resistor
P00 to P07	1 bit	CMOS	Programmable
P10 to P17		Able to program special	
P20 to P27		functions'output type from	
P30 to P37		CMOS output or Nch-opendrain	
P40 to P47			
P50 to P57			
P60 to P67			
P70 to P77			
PA0 to PA7			
PB0 to PB6		GL FOR	
P60 to P67		CMOS	
P70 to p77			
PD0 to PD5			
PC2 PC0		N shannal anan drain	None
PCU	_	N-channel open drain (32.768 kHz crystal oscillator	None
		input)	
PC1	_	Nch-open drain	None
		(32.768k kHz crystal oscillator	
		output)	
PC3	-	CMOS	None
		(ceramic oscillator input)	
PC4	_	CMOS	None
		(ceramic oscillator output)	

^{*} Make the following connection to minimize the noise input to the $V_{DD}1$ pin and prolong the backup time. Be sure to electrically short the $V_{SS}1$, $V_{SS}2$, $V_{SS}3$ and $V_{SS}4$ pins.

Example 1: When data is being backed up in the HOLD mode, the H level signals to the output ports are fed by the backup capacitors.



Example 2: When data is being backed up in the HOLD mode, the H level output at any ports is not sustained and is unpredictable.



■ Absolute Maximum Ratings at Ta=25°C, V_{SS}1=V_{SS}2=V_{SS}3=V_{SS}4=0V

	D	Symbol	Applicable Pin	Conditions			Specifi	cation	
	Parameter	Symbol	/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Maximum supply voltage		VDD max	VDD1, VDD2, VDD3, VDD4	VDD1=VDD2=VDD3 = VDD4		-0.3		+4.6	
Inpu	ıt voltage	VI (1)	RESB			-0.3		V _{DD} +0.3	
Inpi	ut/output voltage	VIO (1)	Ports 0, 1, 2 Ports 3, 4,5 Ports 6, 7 Ports A, B, C, D			-0.3		V _{DD} +0.3	V
High level output current	Peak output current	IOPH (1)	Ports 0, 1, 2, 3 P40 to P45 Ports 7, A, D PB2 to PB6	CMOS output selected Per applicable pin		-7.5			
but cur		IOPH (2)	P46, P47 PB0, PB1	Per applicable pin		-12.5			
		IOPH (3)	Port 5, 6 PC0 to PC4	Per applicable pin		-4.5			
	Average output current (Note 1-1)	IOMH (1)	Ports 0, 1, 2, 3 P40 to P45 Ports 5, 6, 7, A PB2 to PB6 Ports D	CMOS output selected Per applicable pin		-5			
		IOMH (2)	P46, P47 PB0, PB1	Per applicable pin		-10			
		IOMH (3)	Port 5, 6 PC0 to PC4	Per applicable pin		-3			
	Total output	ΣΙΟΑΗ (1)	Pprts 5 PC0 to PC4	Total of currents at applicable pins		-10			
		ΣΙΟΑΗ (2)	Port 6	Total of currents at applicable pins		-10			mA
		ΣΙΟΑΗ (3)	Port 5, 6 PC0 to PC4	Total of currents at applicable pins		-20			
		ΣΙΟΑΗ (4)	Ports 1,D1 P20 to P21	Total of currents at applicable pins		-20			
		ΣΙΟΑΗ (5)	P22 to P27	Total of currents at applicable pins		-20			
		ΣΙΟΑΗ (6)	Ports 1, 2, D	Total of currents at applicable pins		-40			
		ΣΙΟΑΗ (7)	Ports 4	Total of currents at applicable pins		-20			
		ΣΙΟΑΗ (8)	Ports 0, 3	Total of currents at applicable pins		-20			
		ΣΙΟΑΗ (9)	Ports 0, 3, 4	Total of currents at applicable pins		-40			
		ΣΙΟΑΗ (10)	Ports B, 7	Total of currents at applicable pins		-20			
		ΣΙΟΑΗ (11)	Ports A	Total of currents at applicable pins		-20			
	ote 1 1: Av	ΣΙΟΑΗ (12)	Ports 7, A, B	Total of currents at applicable pins		-40		ad of 100	

Note 1-1: Average output current refers to the average of output currents measured for a period of 100 ms.

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Applicable Pin	Conditions		Specification		cation	1
Parameter	Symbol	/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Peak output current	IOPL (1)	Ports 0, 1, 3, 4 Ports 7, D P20, P21, P24 to P27 PA0 to PA4, PA6, PA7 PB0 to PB4, PB6,	Per applicable pin				15	
t current	IOPL (2)	P22, P23 PA4, PA5 PB4, PB5	Per applicable pin				20	
	IOPL (3)	Ports 5, 6 PC0 to PC4	Per applicable pin				7.5	
Average output current (Note 1-1)	IOML (1)	Ports 0, 1, 3, 4 Ports 7, D P20, P21, P24 to P27 PA0 to PA4, PA6, PA7 PB0 to PB4, PB6, PB7	Per applicable pin				12.5	
	IOML (2)	P22, P23 PA4, PA5 PB4, PB5	Per applicable pin				15	
	IOML (3)	Ports 5, 6 PC0 to PC4	Per applicable pin				5	
Total output current	ΣIOAL (1)	Ports 5 PC0 to PC2	Total of currents at applicable pins				10	mA
	ΣIOAL (2)	Port 6 PC3 to PC4	Total of currents at applicable pins				10	
	ΣIOAL (3)	Port 5, 6 PC0 to PC4	Total of currents at applicable pins				20	
	ΣIOAL (4)	Ports 1, D P20, P21	Total of currents at applicable pins				35	
	ΣIOAL (5)	P22 to P27	Total of currents at applicable pins				35	
	ΣIOAL (6)	Ports 1, 2, D	Total of currents at applicable pins				70	
	ΣIOAL (7)	Port 4	Total of currents at applicable pins				35	
	ΣIOAL (8)	Port 0, 3	Total of currents at applicable pins				35	
	ΣIOAL (9)	Port 0, 3, 4	Total of currents at applicable pins				70	
	ΣΙΟΑL (10)	Port 7, B	Total of currents at applicable pins				35	
	ΣΙΟΑL (11)	Port A	Total of currents at applicable pins				35	
A.II. 1.1	ΣΙΟΑL (12)	Port 7, A, B	Total of currents at applicable pins				70	
Allowable power dissipation	Pd max	TQFP100	Ta=-40 to +85°C Package with thermal resistance bord (Note 1-2)				460	mV
Operating ambient temperature	Topr				-40		+85	
Storage ambient	Tstg	1	l				1	°C

Note 1-1: Average output current refers to the average of output currents measured for a period of 100 ms. Note 1-2: SEMI standards thermal resistance board (size: $76.1 \times 114.3 \times 1.6$ tmm, glass epoxy) is used.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

■ Allowable Operating Conditions at Ta=-40 to +85°C, V_{SS}1=V_{SS}2=V_{SS}3=V_{SS}4=0V

Parameter	Symbol	Applicable Pin/Remarks	Conditions	Specific		cation		
Parameter	Symbol	Applicable Plil/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Operating supply	VDD (1)	$V_{DD}1 = V_{DD}2 = V_{DD}3$	0.081μs≤tCYC≤66μs		3.0		3.6	
voltage (Note 2-1)			0.098μs≤tCYC≤66μs		2.7		3.6	
Memory sustaining supply voltage	VHD	$V_{DD}1 = V_{DD}2 = V_{DD}3$	RAM and register contents sustained in HOLD mode		2.0		3.6	
High level input voltage	VIH (1)	Ports 0, 1, 2, 3, 4 Port 5, A, B		2.7 to 3.6	0.3V _{DD} +0.7		V _{DD}	
	VIH (2)	Ports 6, 7, D,PC2		2.7 to 3.6	0.3V _{DD} +0.7		v _{DD}	
	VIH (3)	RESB PC0, PC1, PC3, PC4		2.7 to 3.6	0.75V _{DD}		V _{DD}	
	VIH (4)	P22, P23, PA4, PA5, PB4, PB5 I2C side		2.7 to 3.6	0.7V _{DD}		V _{DD}	V
Low level input voltage	VIL (1)	When ports 1, 2, 3, 4, 5, A and port B, PnFSAn=0		2.7 to 3.6	V_{SS}		0.2V _{DD}	
	VIL (2)	Ports 0, 6, 7, D, PC2 When ports 1, 2, 3, 4, 5, A and port B, PnFSAn=1		2.7 to 3.6	V _{SS}		0.2V _{DD}	
	VIL (3)	CF1, RESB PC0, PC1,PC3, PC4		2.7 to 3.6	V _{SS}		0.25V _{DD}	
	VIL (4)	P22, P23, PA4, PA5, PB4, PB5 I2C side		2.7 to 3.6	V _{SS}		0.3V _{DD}	
Instruction cycle	tCYC			3.0 to 3.6	0.081		66	
time (Note 2-2)				2.7 to 3.6	0.098		66	μs
External system clock frequency	FEXCF (1)	CF1	CF2 pin open System clock frequency	3.0 to 3.6	0.1		12	
			division ratio = 1/1 • External system clock DUTY50±5%	2.7 to 3.6	0.1		10	MHz
			• CF2 pin open	3.0 to 3.6	0.2		24	
			• System clock frequency division ratio = 1/2	2.7 to 3.6	0.2		20	

Note 2-1: Relationship between tCYC and oscillation frequency is 1/FmCF when frequency division ratio is 1/1 and 2/FmCF when the ratio is 1/2.

Continued on next page.

Continued from preceding page.

D	C	Applicable Pin	C TV	Specification				
Parameter	Symbol	/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Oscillation frequency range (Note 2-3)	FmCF (1)	PC3 (CF1), PC4 (CF2)	12 MHz ceramic oscillator mode See Fig. 1.	3.0 to 3.6		12		
(1000 2 5)	FmCF (2)	PC3(CF1), PC4(CF2)	10 MHz ceramic oscillator mode See Fig. 1.	2.7 to 3.6		10		MHz
	FmRC		Internal RC oscillation	2.7 to 3.6	0.5	1.0	2.0	
	FmSLRC		Internal low-speed RC oscillation	2.7 to 3.6	18	30	45	
	FsX'tal	XT1, XT2	32.768 kHz crystal oscillator mode See Fig. 2.	2.7 to 3.6		32.768		kHz
	FmVCO(1)		VCO oscillator When setting FRQSEL=0 See Fig. 9.	2.7 to 3.6	12		28	
	FmVCO(2)		VCO oscillator When setting FRQSEL=1 See Fig. 9.	2.7 to 3.6	38		70	MHz
	FmVCO(5)		VCO oscillator	2.7 to 3.6		Note 2-3		

Note 2-2: See Tables 1 and 2 for oscillator constant values.

Note 2-3: VCO oscillation frequency = Ceramic oscillator frequency × Setting point of SELREF

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

■ Electrical Characteristics at Ta=-40 to +85°C, V_{SS}1=V_{SS}2=V_{SS}3=V_{SS}4=0V

Parameter	Symbol	Applicable Pin	Conditions			Specific	ation	
Farameter	Symbol	/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High level input current	IIH (1)	Ports 0, 1, 2 Ports 3, 4, 5 Ports 6, 7 Ports A, B,C, D RESB	Output disabled Pull-up resistor off VIN=VDD (including output Tr. off leakage current)	2.7 to 3.6			1	
Low level input current	IIL (1)	Ports 0, 1, 2 Ports 3, 4, 5 Ports 6, 7 Ports A, B, C, D RESB	Output disabled Pull-up resistor off VIN=VSS (including output Tr. off leakage current)	2.7 to 3.6	-1			μА
High level output voltage	VOH (1)	Ports 0, 1, 2, 3 Ports 5, 6	IOH=-0.4mA	3.0 to 3.6	V _{DD} -0.4			
	VOH (2)	Ports A, D, PC2 P40 to P45 PB2 to PB6	IOH=-0.2mA	2.7 to 3.6	V _{DD} -0.4			
	VOH (3)	P46, P47	IOH=-1.6mA	3.0 to 3.6	V _{DD} -0.4			
	VOH (4)	PB0, PB1	IOH=-1.0mA	2.7 to 3.6	V _{DD} -0.4			
	VOH (5)	PC0, PC1,	IOH=-1.0mA	3.0 to 3.6	V _{DD} -0.4			
	VOH (6)	PC3, PC4,	IOH=-0.4mA	2.7 to 3.6	V _{DD} -0.4			
Low level output voltage	VOL (1)	Ports 0, 1, 3, 4 Ports 5, 6, 7, D PC2	IOL=1.6mA	3.0 to 3.6			0.4	V
	VOL (2)	P20 to P21, P24 to P27 PA0 to PA3 PA6 to PA7 PB0 to PB3, PB6	IOL=1.0mA	2.7 to 3.6			0.4	
	VOL (3)	P22, P23,	IOL=3.0mA	3.0 to 3.6			0.4	1
	VOL (4)	PA4, PA5, PB4, PB5	IOL=1.3mA	2.7 to 3.6			0.4	
	VOL (5)	PC0, PC1,	IOL=1.0mA	3.0 to 3.6			0.4	
	VOL (6)	PC3, PC4,	IOL=0.4mA	2.7 to 3.6			0.4	
Pull-up resistor	Rpu (1)	Ports 0, 1, 2, 3 Ports 4, 5, 6, 7	VOH=0.9V _{DD}	3.0 to 3.6	15	35	80	kΩ
	Rpu (2)	Ports A, B, D, PC2		2.7 to 3.6	15	35	100	Kat
Hysteresis voltage	VHYS	RESB When ports 1, 2, 3, 4, A, B PnFSAn=1		2.7 to 3.6		0.1V _{DD}		V
Pin capacitance	СР	All pins	Pins other than that under test V _{IN} =V _{SS} f=1 MHz Ta=25°C	2.7 to 3.6		10		pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

 \blacksquare Serial I/O Characteristics at Ta=-40 to +85°C, $V_{SS}1=V_{SS}2=V_{SS}3=V_{SS}4=0V$

1-1. Serial I/O Characteristics (Wakeup Function Disabled) (Note 4-1-1)

r	Parameter	Cramala al	Applicable	Conditions			Specif	ication	
		Symbol	Pin/Remarks		V _{DD} [V]	min	typ	max	unit
Inpu	Period	tSCK (1)	SCK0 (P12)	• See Fig. 6.		4			
Input clock	Low level pulse width	tSCKL (1)				2			
	High level	tSCKH (1)				2			
	pulse width	tSCKHA (1)		Automatic communication modeSee Fig. 6.	2.7 to 3.6	6			
		tSCKHBSY (1a)		Automatic communication modeSee Fig. 6.		23			tCYC
		tSCKHBSY (1b)		 Mode other than automatic communication mode See Fig. 6. 		4			
Output	Period	tSCK (2)	SCK0 (P12)	• CMOS output selected • See Fig. 6.		4			
clock	Low level pulse width	tSCKL (2)					1/2		tSCK
	High level pulse width						1/2		
		tSCKHA (2)		 Automatic communication mode CMOS output selected See Fig. 6. 	2.7 to 3.6	6			
		tSCKHBSY (2a)		 Automatic communication mode CMOS output selected See Fig. 6. 		4		23	tCYC
		tSCKHBSY (2b)		• Mode other than automatic communication mode • See Fig. 6.		4			
Dat	ta setup time	tsDI (1)	SI0 (P11), SB0 (P11)	rising edge of SIOCLK		0.03			
Dat	ta hold time	thDI (1)		See Fig. 6.	2.7 to 3.6	0.03			
Input clock	Output delay time	tdD0 (1)	SO0 (P10), SB0 (P11)	• (Note 4-1-2)				1tCYC +0.05	μs
Output clock		tdDO (2)		• (Note 4-1-2)	2.7 to 3.6			1tCYC +0.05	
	Output clock Da Input clock	High level pulse width Output clock Data setup time Data hold time Data bound time Data bound time	High level pulse width Output clock Period Low level pulse width High level pulse width High level pulse width High level pulse width TSCKHBSY (1b) TSCKL (2) TSCKL (2) TSCKH (2) TSCKHA (2) TSCKHA (2) TSCKHA (2) TSCKHBSY (2a) TSCKHBSY (2b) Data setup time TSCKHBSY (2b) Double thDI (1) Tout clock TSCKHBSY (2b) TSCKHBSY (2b)	High level pulse width TSCKHA (1) TSCKHBSY (1a) TSCKHBSY (1b) TSCKHBSY (1b) TSCKHBSY (1b) TSCKHBSY (1b) TSCKHBSY (1b) TSCKU (2) TSCKHA (2) TSCKHA (2) TSCKHBSY (2a) TSCKHBSY (2b) TSCHBBR (2b)	High level pulse width ESCKH (1) ESCKHA (1) ESCKHA (1) ESCKHA (1) ESCKHA (1) ESCKHBSY (1a) ESCKHBSY (1b) ESCKHBSY (2a) ESCKHBSY (2b) ESC				

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: Specified with respect to the falling edge of SIOCLK. Specified as the interval up to the time an output change begins in the open drain output mode. See Fig. 6.

1-2. SIO0 Serial Input/Output Characteristics (Wakeup Function Enabled) (Note 4-2-1)

	r	Parameter	Cl1	Applicable	Conditions			Specif	ication	
	r	rarameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Seri	Input	Period	tSCK (3)	SCK0 (P12)	• See Fig. 6.		2			
Serial clock	t clock	Low level pulse width	tSCKL (3)				1			
		High level pulse width	tSCKH (3)			2.7 to 3.6	1			tCYC
		puise width	tSCKHBSY (3)				2			
Serial input	Dat	ta setup time	tsDI (2)	SI0 (P11), SB0 (P11)	• Specified with respect to rising edge of SIOCLK		0.03			
input	Dat	ta hold time	thDI (2)		• See Fig. 6.	2.7 to 3.6	0.03			
Serial output	Input clock	Output delay time	tdD0 (3)	SO0 (P10), SB0 (P11)	• (Note 4-2-2)	2.7 to 3.6			1tCYC +0.05	μѕ

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-2-2: Specified with respect to the falling edge of SIOCLK. Specified as the interval up to the time an output change begins in the open drain output mode. See Fig. 6.

2-1. SIO1 Serial Input/Output Characteristics (Wakeup Function Disabled) (Note 4-3-1)

				Applicable	Candidana		, ·		ication	
	P	Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Seri	Inpu	Period	tSCK (4)	SCK1 (P45)	• See Fig. 6.		4			
Serial clock	Input clock	Low level pulse width	tSCKL (4)				2			
		High level	tSCKH (4)				2			
		pulse width	tSCKHA (4)		Automatic communication modeSee Fig. 6.	2.7 to 3.6	6			
			tSCKHBSY (4a)		Automatic communication modeSee Fig. 6.		23			tCYC
			tSCKHBSY (4b)		 Mode other than automatic communication mode See Fig. 6.		4			
	Output clock	Period	tSCK (5)	SCK1 (P45)	• CMOS output selected • See Fig. 6.		4			
	clock	Low level pulse width	tSCKL (5)					1/2		tSCK
		High level pulse width	tSCKH (5)					1/2	-	ISCK
			tSCKHA (5)		 Automatic communication mode CMOS output selected See Fig. 6. 	2.7 to 3.6	6			
			tSCKHBSY (5a)		 Automatic communication mode CMOS output selected See Fig. 6. 		4		23	tCYC
			tSCKHBSY (5b)		 Mode other than automatic communication mode See Fig. 6. 		4			
Serial inp	Dat	ta setup time	tsDI (3)	SI1 (P44), SB1 (P44)	 Specified with respect to rising edge of SIOCLK 		0.03			
l input	Dat	ta hold time	thDI (3)	[SD1 (1 44)	• See Fig. 6.	2.7 to 3.6	0.03			
Serial output	Input clock	Output delay time	tdD0 (4)	SO1 (P43), SB1 (P44)	• (Note 4-3-2)				1tCYC +0.05	μѕ
	Output clock		tdDO (5)		• (Note 4-3-2)	2.7 to 3.6			1tCYC +0.05	

Note 4-3-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-3-2: Specified with respect to the falling edge of SIOCLK. Specified as the interval up to the time an output change begins in the open drain output mode. See Fig. 6.

2-2. SIO1 Serial Input/Output Characteristics (Wakeup Function Enabled) (Note 4-4-1)

			G 1 1	Applicable	G FG		, ,	Specif	ication	
	P	arameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Seri	Input	Period	tSCK (6)	SCK1 (P45)	• See Fig. 6.		2			
Serial clock	ıt clock	Low level pulse width	tSCKL (6)				1			
		High level	tSCKH (6)			2.7 to 3.6	1			tCYC
		pulse width	tSCKHBSY (6)				2			
Serial input	Dat	ta setup time	tsDI (4)	SI1 (P44), SB1 (P44)	• Specified with respect to rising edge of SIOCLK		0.03			
input	Dat	ta hold time	thDI (4)		• See Fig. 6.	2.7 to 3.6	0.03			
Serial output	Input clock	Output delay time	tdD0 (6)	SO1 (P43), SB1 (P44)	• (Note 4-4-2)	2.7 to 3.6			1tCYC +0.05	μѕ

Note 4-4-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-4-2: Specified with respect to the falling edge of SIOCLK. Specified as the interval up to the time an output change begins in the open drain output mode. See Fig. 6.

3-1. SIO4 Serial Input/Output Characteristics (Wakeup Function Disabled) (Note 4-5-1)

				Applicable	Conditions				ication	
	r	Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Seri	Inpu	Period	tSCK (7)	SCK4 (PA2)	• See Fig. 6.		4			
Serial clock	Input clock	Low level pulse width	tSCKL (7)				2			
		High level	tSCKH (7)				2			
		pulse width	tSCKHA (7)		Automatic communication modeSee Fig. 6.	2.7 to 3.6	6			
			tSCKHBSY (7a)		 Automatic communication mode See Fig. 6. 		23			tCYC
			tSCKHBSY (7b)		 Mode other than automatic communication mode See Fig. 6. 		4			
	Output clock	Period	tSCK (8)	SCK4 (PA2)	• CMOS output selected • See Fig. 6.		4			
	clock	Low level pulse width	tSCKL (8)					1/2		tSCK
		High level pulse width	tSCKH (8)					1/2		ISCK
			tSCKHA (8)		 Automatic communication mode CMOS output selected See Fig. 6. 	2.7 to 3.6	6			
			tSCKHBSY (8a)		 Automatic communication mode CMOS output selected See Fig. 6. 		4		23	tCYC
			tSCKHBSY (8b)		 Mode other than automatic communication mode See Fig. 6. 		4			
Serial input	Dat	ta setup time	tsDI (5)	SI4 (PA1), SB4 (PA1)	 Specified with respect to rising edge of SIOCLK 		0.03			
nput	Dat	ta hold time	thDI (5)		• See Fig. 6.	2.7 to 3.6	0.03			
Serial output	Input clock	Output delay time	tdD0 (7)	SO4 (PA0), SB14(PA1)	• (Note 4-5-2)				1tCYC +0.05	μs
	Output clock		tdDO (8)		• (Note 4-5-2)	2.7 to 3.6			1tCYC +0.05	

Note 4-5-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-5-2: Specified with respect to the falling edge of SIOCLK. Specified as the interval up to the time an output change begins in the open drain output mode. See Fig. 6.

3-2. SIO4 Serial Input/Output Characteristics (Wakeup Function Enabled) (Note 4-6-1)

	n		G 1 1	Applicable	G FG		, ,	Specif	ication	
	Р	arameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Seri	Inpu	Period	tSCK (9)	SCK4 (P45)	• See Fig. 6.		2			
Serial clock	Input clock	Low level pulse width	tSCKL (9)				1			
		High level	tSCKH (9)			2.7 to 3.6	1			tCYC
		pulse width	tSCKHBSY (9)				2			
Serial	Dat	ta setup time	tsDI (6)	SI4 (P44), SB4 (P44)	* Specified with respect to rising edge of SIOCLK		0.03			
input	Dat	ta hold time	thDI (6)		• See Fig. 6.	2.7 to 3.6	0.03			
Serial output	Input clock	Output delay time	tdD0 (9)	SO4 (P43), SB4(P44)	• (Note 4-6-2)	2.7 to 3.6			1tCYC +0.05	μѕ

Note 4-6-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-6-2: Specified with respect to the falling edge of SIOCLK. Specified as the interval up to the time an output change begins in the open drain output mode. See Fig. 6.

4-1. SMIIC0 Simple SIO Mode Input/Output Characteristics

			G 1.1	Applicable	G. Tri			Specif	ication	
	P	Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Serial clock	Input clock	Period	tSCK (10)	SM0CK (P22)	See Fig. 6.		4			
clock	clock	Low level pulse width	tSCKL (10)			2.7 to 3.6	2			- GWG
		High level pulse width	tSCKH (10)				2			tCYC
	Output clock	Period	tSCK (11)	SM0CK (P22)	• CMOS output selected • See Fig. 6.		4			
	t clock	Low level pulse width	tSCKL (11)			2.7 to 3.6		1/2		, a corr
		High level pulse width	tSCKH (11)					1/2		tSCK
Serial input	Dat	ta setup time	tsDI (7)	SM0DA (P23),	• Specified with respect to rising edge of SIOCLK	2.5	0.03			
input	Dat	ta hold time	thDI (7)		• See Fig. 6.	2.7 to 3.6	0.03			
Serial output	Ou	tput delay time	tdD0 (10)	SM0DO (P24), SM0DA (P23)	 Specified with respect to falling edge of SIOCLK Specified as interval up to time when output state starts changing. See Fig. 6. 	2.7 to 3.6			1tCYC +0.05	μs

Note 4-7-1: These specifications are theoretical values. Add margin depending on its use.

4-2. SMIIC0 I²C Mode Input/Output Characteristics

	P	arameter		Symbol	Applicable	Conditions			Specif	ication	1
	ı	T		_	Pin/Remarks		V _{DD} [V]	min	typ	max	unit
Clock	Input clock	Period		tSCL	SM0CK (P22)	• See Fig. 8.		5			
	lock	Low level pulse widt	h	tSCLL			2.7 to 3.6	2.5			
		High level pulse widt		tSCLH				2			Tfilt
	Outpu	Period		tSCLx	SM0CK (P22)	• Specified as interval up to time when output state starts		10			
	Output clock	Low level pulse widt	h	tSCLLx		changing.	2.7 to 3.6		1/2		
		High level		tSCLHx					1/2		tSCL
pin	s inp	X and SM0E out spike sion time		tsp	SM0CK (P22) SM0DA (P23)	• See Fig. 8.	2.7 to 3.6			1	Tfilt
			Input	tBUF	SM0CK (P22) SM0DA (P23)	• See Fig. 8.		2.5			Tfilt
	weei	ease time	Ou	tBUFx	SM0CK (P22) SM0DA (P23)	• Standard clock mode • Specified as interval up to time when output state starts changing.	2.7 to 3.6	5.5			
stop		tHD;STA			 High-speed clock mode Specified as interval up to time when output state starts changing. 		1.6			μs	
			In	tHD;STA	SM0CK (P22) SM0DA (P23)	• When SMIIC register control bit, I2CSHDS=0 • See Fig. 8.		2.0			
	rt/re:		Input			• When SMIIC register control bit I2CSHDS=1 • See Fig. 8.	27. 24	2.5			Tfilt
tim		on hold	Ou	tHD;STAx	SM0CK (P22) SM0DA (P23)	• Standard clock mode • Specified as interval up to time when output state starts changing.	2.7 to 3.6	4.1			
			Output			High-speed clock mode Specified as interval up to time when output state starts changing.		1.0			μs
			Input	tSU;STA	SM0CK (P22) SM0DA (P23)	• See Fig. 8.		1.0			Tfilt
	start up tii	condition me		tSU;STAx	SM0CK (P22) SM0DA (P23)	• Standard clock mode • Specified as interval up to time when output state starts changing.	2.7 to 3.6	5.5			
			Output			High-speed clock mode Specified as interval up to time when output state starts changing.		1.6			μs

D		Cl1	Applicable	Conditions			Specifica	ation	
Parameter		Symbol	Pin/Remarks	Conditions	V _{DD} [V]	Min	typ	max	Unit
	Input	tSU;STO	SM0CK (P22) SM0DA (P23)	• See Fig. 8.		1.0			Tfilt
Stop condition setup time	Ou	tSU;STOx	SM0CK (P22) SM0DA (P23)	• Standard clock mode • Specified as interval up to time when output state starts changing.	2.7 to 3.6	4.9			
	Output			 High-speed clock mode Specified as interval up to time when output state starts changing. 		1.1			μs
	Input	tHD;DAT	SM0CK (P22) SM0DA (P23)	• See Fig. 8.		0			
Data hold time	Output	tHD;DATx	SM0CK (P22) SM0DA (P23)	• Specified as interval up to time when output state starts changing.	2.7 to 3.6	1		1.5	Tfilt
	Input	tSU;DAT	SM0CK (P22) SM0DA (P23)	• See Fig. 8.	2.7 to 3.6	1			
Data setup time	Output	tSU;DATx	SM0CK (P22) SM0DA (P23)	• Specified as interval up to time when output state starts changing.	2.7 to 3.6	1tSCL- 1.5Tfilt			Tfilt
	Input	tF	SM0CK (P22) SM0DA (P23)	• See Fig. 8.	2.7 to 3.6			300	
SM0CK and SM0DA pins fall time	Output	tF	SM0CK (P22) SM0DA (P23)	• When SMIIC register control bits PSLW=1, P5V=1	3	20+0.1Cb		250	ns
	put			• SM0CK, SM0DA port output FAST mode • Cb≤400pF	3.0 to 3.6			100	

Note 4-8-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-8-2: The value of Tfilt is determined by the values of the register SMIC0BRG, bits 7 and 6 (BRP1, BRP0) and the system clock frequency.

BRP1	BRP0	Tfilt
0	0	tCYC×1
0	1	tCYC×2
1	0	tCYC×3
1	1	tCYC×4

Set bits (BPR1, BPR0) so that the value of Tfilt falls between the following range:

 $250 \text{ ns} \ge T \text{filt} > 140 \text{ ns}$

Note 4-8-3: Cb represents the total loads (in pF) connected to the bus pins. $Cb \le 400 \text{ pF}$

Note 4-8-4: The standard clock mode refers to a mode that is entered by configuring SMIC0BRG as follows:

 $250 \text{ ns} \ge \text{Tfilt} > 140 \text{ ns}$

BRDQ (bit5) = 1

SCL frequency setting ≤ 100 kHz

The high-speed clock mode refers to a mode that is entered by configuring SMIC0BRG as follows:

 $250 \text{ ns} \ge T \text{filt} > 140 \text{ ns}$

BRDQ (bit5) = 0

SCL frequency setting ≤ 400 kHz

5-1. SMIIC1 Simple SIO Mode Input/Output Characteristics

		•		Applicable	output Characteristics			Specif	ïcation	
	P	Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Serial clock	Input clock	Period	tSCK (12)	SM0CK (PB4)	See Fig. 6.		4			
clock	clock	Low level pulse width	tSCKL (12)			2.7 to 3.6	2			- ava
		High level pulse width	tSCKH (12)				2			tCYC
	Outpu	Period	tSCK (13)	SM0CK (PB4)	• CMOS output selected • See Fig. 6.		4			
	€ pulse High	Low level pulse width	tSCKL (13)			2.7 to 3.6	5 1/2			tSCK
		High level pulse width	tSCKH (13)					1/2		tSCK
Serial input	Dat	ta setup time	tsDI (8)	SM0DA (PB5),	• Specified with respect to rising edge of SIOCLK	25. 26	0.03			
input	Dat	ta hold time	thDI (8)		• See Fig. 6.	2.7 to 3.6	0.03			
Serial output	Ou	tput delay time	tdD0 (12)	SM0DO (PB6), SM0DA (PB5)	 Specified with respect to falling edge of SIOCLK Specified as interval up to time when output state starts changing. See Fig. 6. 	2.7 to 3.6			1tCYC +0.05	μs

Note 4-9-1: These specifications are theoretical values. Add margin depending on its use.

5-2. SMIIC1 I²C Mode Input/Output Characteristics

	P	arameter		Symbol	Applicable	Conditions Specification Speci			ication	1	
	1	1		_	Pin/Remarks		V _{DD} [V]	min	typ	max	unit
Clock	Input clock	Period		tSCL	SM1CK (PB4)	• See Fig. 8.		5			
	lock	Low level pulse widt		tSCLL			2.7 to 3.6	2.5			
		High level pulse widt		tSCLH				2			Tfilt
	Outpu	Period		tSCLx	SM1CK (PB4)	• Specified as interval up to time when output state starts		10			
	Output clock	Low level pulse widt		tSCLLx		changing.	2.7 to 3.6		1/2		
		High level		tSCLHx					1/2		tSCL
SM0CK and SM0DA pins input spike suppression time			tsp	SM1CK (PB4) SM1DA (PB5)	• See Fig. 8.	2.7 to 3.6			1	Tfilt	
			Input	tBUF	SM1CK (PB4) SM1DA (PB5)	• See Fig. 8.		2.5			Tfilt
bet	Bus release time between start and stop		release time	tBUFx	SM1CK (PB4) SM1DA (PB5)	• Standard clock mode • Specified as interval up to time when output state starts changing.	2.7 to 3.6	5.5			
зюр			tput			 High-speed clock mode Specified as interval up to time when output state starts changing. 		1.6			μs
			In	tHD;STA	SM1CK (PB4) SM1DA (PB5)	• When SMIIC register control bit, I2CSHDS=0 • See Fig. 8.		2.0			
		estart In put			• When SMIIC register control bit I2CSHDS=1 • See Fig. 8.		2.5			Tfilt	
tim		on hold	Ou	tHD;STAx	SM1CK (PB4) SM1DA (PB5)	 Standard clock mode Specified as interval up to time when output state starts changing. 	2.7 to 3.6	4.1			
			Output			 High-speed clock mode Specified as interval up to time when output state starts changing. 		1.0			μѕ
			Input	tSU;STA	SM1CK (PB4) SM1DA (PB5)	• See Fig. 8.		1.0			Tfilt
	start up ti	condition me		tSU;STAx	SM1CK (PB4) SM1DA (PB5)	• Standard clock mode • Specified as interval up to time when output state starts changing.	2.7 to 3.6	5.5			
	etap time	Output	• High-sp • Specifitime wh	 High-speed clock mode Specified as interval up to time when output state starts changing. 	3	1.6			— μs		

Doromatar		Symbol	Applicable	Conditions			Specifica	ation	
Parameter		Symbol	Pin/Remarks	Conditions	V _{DD} [V]	Min	typ	max	Unit
	Input	tSU;STO	SM1CK (PB4) SM1DA (PB5)	• See Fig. 8.		1.0			Tfilt
Stop condition setup time	Οι	tSU;STOx	SM1CK (PB4) SM1DA (PB5)	Standard clock mode Specified as interval up to time when output state starts changing.	2.7 to 3.6	4.9			
	Output			High-speed clock mode Specified as interval up to time when output state starts changing.		1.1			μs
	Input	tHD;DAT	SM1CK (PB4) SM1DA (PB5)	• See Fig. 8.		0			
Data hold time	Output	tHD;DATx	SM1CK (PB4) SM1DA (PB5)	• Specified as interval up to time when output state starts changing.	2.7 to 3.6	1		1.5	Tfilt
D. C. C.	Input	tSU;DAT	SM1CK (PB4) SM1DA (PB5)	• See Fig. 8.	27. 26	1			
Data setup time	Output	tSU;DATx	SM1CK (PB4) SM1DA (PB5)	Specified as interval up to time when output state starts changing.	2.7 to 3.6	1tSCL- 1.5Tfilt			Tfilt
	Input	tF	SM1CK (PB4) SM1DA (PB5)	• See Fig. 8.	2.7 to 3.6			300	
SM0CK and SM0DA pins fall time	Output	tF	SM1CK (PB4) SM1DA (PB5)	• When SMIIC register control bits PSLW=1, PHV=1	3	20+0.1Cb		250	ns
	put			• SM0CK, SM0DA port output FAST mode • Cb ≤ 400pF	3 to 3.6			100	

Note 4-10-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-10-2: The value of Tfilt is determined by the values of the register SMIC1BRG, bits 7 and 6 (BRP1, BRP0) and the system clock frequency.

BRP1	BRP0	Tfilt
0	0	tCYC×1
0	1	tCYC×2
1	0	tCYC×3
1	1	tCYC×4

Set bits (BPR1, BPR0) so that the value of Tfilt falls between the following range:

 $250 \text{ ns} \ge \text{Tfilt} > 140 \text{ ns}$

Note 4-10-3: Cb represents the total loads (in pF) connected to the bus pins. $Cb \le 400 \text{ pF}$

Note 4-10-4: The standard clock mode refers to a mode that is entered by configuring SMIC0BRG as follows:

 $250 \text{ ns} \ge \text{Tfilt} > 140 \text{ ns}$

BRDQ (bit5) = 1

SCL frequency setting ≤ 100 kHz

The high-speed clock mode refers to a mode that is entered by configuring SMIC1BRG as follows:

 $250 \text{ ns} \ge T \text{filt} > 140 \text{ ns}$

BRDQ (bit5) = 0

SCL frequency setting ≤ 400 kHz

6-1. SLIIC0 Simple SIO Mode Input/Output Characteristics

				Applicable	C 17			Specific	cation	
	P	Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Serial	Input clock	Period	tSCK (13)	SL0CK (PA4)	See Fig. 6.		4			
clock	P H	Low level pulse width	tSCKL (13)			2.7 to 3.6	2			tCYC
		High level pulse width	tSCKH (13)				2			
Serial	S Data setup time		tsDI (9)	SL0DA (PA5),	• Specified with respect to rising edge of SIOCLK	25. 26	0.03			
input	Dat	ta hold time	thDI (9)		• See Fig. 6.	2.7 to 3.6	0.03			
Serial output	Ou	tput delay time	tdD0 (13)	SL0DO (PA6), SL0DA (PA5)	 Specified with respect to falling edge of SIOCLK Specified as interval up to time when output state starts changing. See Fig. 6. 	2.7 to 3.6			1tCYC +0.05	μs

Note 4-11-1: These specifications are theoretical values. Add margin depending on its use.

6-2. SLIIC1 I²C Mode Input/Output Characteristics

	D.	aramatar		Cymhal	Applicable	Conditions			Specif	ication	
	Pa	arameter		Symbol	Pin/Remarks	Conditions	V _{DD} [V]	Min	typ	max	Unit
Clock	Input clock	Period		tSCL	SL0CK (PA4)	• See Fig. 8.		5			
	clock	Low level pulse widtl	1	tSCLL			2.7 to 3.6	2.5			Tfilt
		High level pulse widtl		tSCLH				2			
SL0CK and SL0DA pins input spike suppression time		1	tsp	SL0CK (PA4) SL0DA (PA5)	• See Fig. 8.	2.7 to 3.6			1	Tfilt	
	weer	ease time	Input	tBUF	SL0CK (PA4) SL0DA (PA5)	• See Fig. 8.	2.7 to 3.6	2.5			Tfilt
		start	In	tHD;STA	SL0CK (PA4) SL0DA (PA5)	• When SMIIC register control bit, I2CSHDS=0 • See Fig. 8.	27. 26	2.0			TIGIL
condition hold time		on noid	Input			• When SMIIC register control bit I2CSHDS=1 • See Fig. 8.	2.7 to 3.6	2.5			Tfilt
	tart ıp tii	condition me	Input	tSU;STA	SL0CK (PA4) SL0DA (PA5)	• See Fig. 8.	2.7 to 3.6	1.0			Tfilt
	p con	ndition me	Input	tSU;STO	SLOCK (PA4) SLODA (PA5)	• See Fig. 8.	2.7 to 3.6	1.0			Tfilt
_			Input	tHD;DAT	SL0CK (PA4) SL0DA (PA5)	• See Fig. 8.	27. 26	0			
Dat 	a ho	ld time	Output	tHD;DATx	SL0CK (PA4) SL0DA (PA5)	• Specified as interval up to time when output state starts changing.	2.7 to 3.6	1		1.5	Tfilt
Б.		:	Input	tSU;DAT	SLOCK (PA4) SLODA (PA5)	• See Fig. 8.	27. 26	1			
Dat	a set	tup time	Output	tSU;DATx	SL0CK (PA4) SL0DA (PA5)	• Specified as interval up to time when output state starts changing.	2.7 to 3.6	1tSCL- 1.5Tfilt			Tfilt

7. UART0 Operating Conditions at Ta=–40 to +85°C, $V_{SS}1=V_{SS}2=V_{SS}3=V_{SS}4=0V$

D	0 1 1	Applicable	C IV			Speci	fication	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Transfer rate	UBR0	U0RX (P13),						
		U0TX (P14),		27. 26				-DCCWC
		U0BRG		2.7 to 3.6	4		8	tBGCYC
		(P07)						

Note 4-9: tBGCYC denotes one cycle of the baudrate clock source.

8. UART2 Operating Conditions at Ta=-40 to +85°C, $V_{SS}1=V_{SS}2=V_{SS}3=V_{SS}4=0V$

D	G 1.1	Applicable	C IV			Speci	fication	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Transfer rate	UBR2	U2RX (P16), U2TX (P17),		2.7 to 3.6	8		4096	tBGCYC

Note 4-10: tBGCYC denotes one cycle of the baudrate clock source.

9. UART3 Operating Conditions at Ta=-40 to +85°C, $V_{SS}1=V_{SS}2=V_{SS}3=V_{SS}4=0V$

D	0 1 1	Applicable	C IV			Speci	fication	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Transfer rate	UBR3	U3RX (P34), U3TX (P35),		2.7 to 3.6	8		4096	tBGCYC

Note 4-10: tBGCYC denotes one cycle of the baudrate clock source.

■ Pulse Input Conditions at Ta=-40 to +85°C, $V_{SS}1=V_{SS}2=V_{SS}3=V_{SS}4=0V$

D .	6 1 1	A 1: 11 D: /D 1	C. Ed			Specif	ication	
Parameter	Symbol	Applicable Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High/low level	tPIH (1)	INT0 (P30),	• Interrupt source flag can be					
pulse width	tPIL (1)	INT1 (P31),	set.					
		INT2 (P32),	• Event inputs for timers 2 and					
		INT3 (P33),	3 are enabled.					~~~
		INT4 (P20),		2.7 to 3.6	2			tCYC
		INT5 (P21),						
		INT6 (P40),						
		INT7 (P41)						
	tPIL (2)	RESB	Resetting is enabled.	2.7 to 3.6	10			μs

 \blacksquare AD Converter Characteristics at Ta=–40 to +85°C, $V_{SS}1=V_{SS}2=V_{SS}3=V_{SS}4=0V_{SS}$

1. 12-bit AD Conversion Mode

		Applicable Pin				Specif	ication	
Parameter	Symbol	/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	NAD	AN0 (P60)		2.7 to 3.6		12		bit
Absolute accuracy	ETAD	to AN7 (P67), AN8 (P70)	(Note 6-1)	2.7 to 3.6			±16	LSB
Conversion time	TCAD12		Conversion time calculated	3.0 to 3.6	64		115	
		, , ,		2.7 to 3.6	128		230	μs
Analog input voltage range	VAIN			2.7 to 3.6	V_{SS}		v_{DD}	V
Analog port	IAINH		VAIN=V _{DD}	2.7 to 3.6			1	
input current	IAINL		VAIN=V _{SS}	2.7 to 3.6	-1			μА

⁻ Conversion time calculation formula: TCAD12= $(\frac{52}{\text{AD division ratio}} + 2) \times \text{tCYC}$

2. 8-bit AD Conversion Mode

		Applicable Pin				Specif	ication	
Parameter	Symbol	/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	NAD	AN0 (P60)		2.7 to 3.6		8		bit
Absolute accuracy	ETAD	to AN7 (P67), AN8 (P70)	(Note 6-1)	2.7 to 3.6			±1.5	LSB
Conversion time	TCAD8	to AN15 (P77)	Conversion time calculated	3.0 to 3.6	39		71	
				2.7 to 3.6	79		140	μs
Analog input voltage range	VAIN			2.7 to 3.6	V_{SS}		v_{DD}	V
Analog port	IAINH		VAIN=V _{DD}	2.7 to 3.6			1	
input current	IAINL	1	VAIN=V _{SS}	2.7 to 3.6	-1			μA

⁻ Conversion time calculation formula: TCAD8= $(\frac{52}{AD \text{ division ratio}} + 2) \times tCYC$

Note 6-1: The quantization error ($\pm 1/2$ LSB) is excluded from the absolute accuracy.

Note 6-2: The conversion time refers to the interval from the time a conversion starting instruction is issued till the time the complete digital value against the analog input value is loaded in the result register.

The conversion time is twice the normal value when one of the following conditions occurs:

- The first AD conversion is executed in the 12-bit AD conversion mode after a system reset.
- The first AD conversion is executed after the AD conversion mode is switched from 8-bit to 12-bit AD conversion mode.

\blacksquare Consumption Current Characteristics at Ta=–40 to +85°C, $V_{SS}1=V_{SS}2=V_{SS}3=V_{SS}4=0V$

tvn · 3 3V

		Applicable				Specif	ication	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Normal mode	IDDOP (1)	V _{DD} 1	• FmCF=12 MHz ceramic oscillator					
consumption		$=V_{DD}2$	mode					
current		=V _{DD} 3	• FmX'tal=32.768 kHz crystal					
(Note 7-1)		=V _{DD} 4	oscillation mode	3.0 to 3.6		5.5	13.0	
			 System clock set to 12 MHz 					
			 Internal RC oscillation stopped 					
			• 1/1 frequency division mode					
	IDDOP (2)		• FmCF=10 MHz ceramic oscillator					
			mode					
			• FmX'tal=32.768 kHz crystal oscillator					
			mode	2.7 to 3.6		5.0	12.0	mA
			 System clock set to 10 MHz 					
			 Internal RC oscillation stopped 					
			 1/1 frequency division mode 					
	IDDOP (3)		• FmCF=0Hz (oscillation stopped)					
			• FmX'tal=32.768 kHz crystal oscillator					
			mode	27. 26		0.77		
			• System clock set to internal RC	2.7 to 3.6		0.75	1.8	
			oscillation					
			 1/1 frequency division mode 					
	IDDOP (4)		• FmCF=0Hz (oscillation stopped)					
			• FmX'tal=32.768 kHz crystal oscillator					
			mode	0.7. 0.6		20	120	
			System clock set to 32.768 kHz	2.7 to 3.6		30	120	μA
			 Internal RC oscillation stopped 					
ı			• 1/1 frequency division mode					

Continued on next page.

Continued from preceding page.

		Applicable	_		Specification				
Parameter	Parameter Symbol Pin/Remarks		Conditions	V _{DD} [V]	min	typ	max	unit	
HALT mode	IDDHALT (1)	V _{DD} 1	• HALT mode						
consumption		$=V_{DD}2$	• FmCF=12 MHz ceramic oscillator						
current (Note		$=V_{DD}3$	mode						
7-1)		=V _{DD} 4	• FmX'tal=32.768 kHz crystal oscillation mode	3.0 to 3.6		1.7	3.5		
			System clock set to 12 MHz						
			• Internal RC oscillation stopped						
			• 1/1 frequency division mode						
	IDDHALT (2)		• HALT mode						
	,		• FmCF=10 MHz ceramic oscillator						
			mode	2.7 to 3.6			3.2		
			• FmX'tal=32.768 kHz crystal oscillator					mA	
			mode			1.5			
			• System clock set to 10 MHz						
			• Internal RC oscillation stopped						
			• 1/1 frequency division mode						
	IDDHALT (3)		• HALT mode						
			• FmCF=0Hz (oscillation stopped)						
			• FmX'tal=32.768 kHz crystal oscillator						
			mode	2.7 to 3.6		0.2	0.8		
			• System clock set to internal RC						
			oscillation						
			• 1/1 frequency division mode						
	IDDHALT (4)		• HALT mode						
			• FmCF=0Hz (oscillation stopped)						
			• FmX'tal=32.768 kHz crystal oscillator						
			mode	2.7 to 3.6		8.5	65	μΑ	
			• System clock set to 32.768 kHz						
			• Internal RC oscillation stopped						
			• 1/1 frequency division mode						

Continued on next page.

Continued from preceding page.

		Applicable			Specification				
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
HOLD mode	IDDHOLD (1)	V _{DD} 1	HOLD mode						
consumption			• CF1=V _{DD} or open	2.7 to 3.6		0.2	45		
current			(external clock mode)						
	IDDHOLD (2)		HOLD mode						
			• CF1=V _{DD} or open	27. 26		1.2	48	ĺ	
			(external clock mode)	2.7 to 3.6					
			LVD option selected						
HOLDX mode	IDDHOLD (3)		HOLDX mode						
consumption			• CF1=V _{DD} or open						
current			(external clock mode)	2.7 to 3.6		4.6	60	μΑ	
			• FmX'tal=32.768 kHz crystal oscillator						
			mode						
	IDDHOLD (4)		HOLDX mode						
			• CF1=V _{DD} or open						
			(external clock mode)						
			• FmX'tal=32.768 kHz crystal	2.7 to 3.6		5.6	63		
	oscillator mode					1			
			• LVD option selected						

Note 7-1: The consumption current value includes none of the currents that flow into the output transistor and internal pull-up resistors.

■ F-ROM Programming Characteristics at Ta=-40 to +85°C, VSS1=VSS2=VSS3=VSS4=0V

		Applicable			Specification				
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
Onboard programming current	IDDFW (1)	V _{DD} 1	Microcontroller erase current current is excluded.	2.7 to 3.6			10	mA	
Onboard programming	tFW (1)		• 2K-byte erase operation	2.7 to 3.6			25	ms	
time	tFW (2)		• 2-byte programming operation	2.7 to 3.6			45	μs	

■ Power-on Reset (POR) Characteristics at Ta=-40 to +85°C, V_{SS}1=V_{SS}2=V_{SS}3=V_{SS}4=0V

						Specif	ication	
Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	min	typ	max	unit
Por release	PORRL		 Select from option. 	2.57V	2.47	2.57	2.72	
voltage			(Note 8-1)	2.87V	2.77	2.87	3.02	
Detction voltage unknown state	POUKS		• See Fig10. (Note 8-2)			0.7	0.95	V
Power supply rise time	PORIS		• Power supply rise time from 0V to 1.6V.				100	ms

Note8-1: The POR release level can be selected out of 2 levels only when the LVD reset function is disabled.

Note8-2: POR is in an unknown state before transistors start operation.

■ Low Voltage Detection Reset (LVD) Characteristics at Ta=-40 to +85°C,

V_{SS}1=V_{SS}2=V_{SS}3=V_{SS}4=0V

7331 7332	1332 133					Specif	ication	
Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	min	typ	max	unit
LVD reset voltage (Note 9-2)	LVDET		• Select from option. (Note 9-2) • See Fig. 11.	2.81V	2.71	2.81	2.96	V
LVD hysteresis width	LVHYS			2.81V		60		mV
Detection voltage unknown state	LVUKS		• See Fig. 11. (Note 9-3)			0.7	0.95	V
Low voltage detection minimum width (Replay sensitivity)	TLVDW		• LVDET-0.5V • See Fig. 12.		0.2			mS

Note9-1: LVD reset voltage specification values do not include hysteresis voltage.


Note9-2: LVD reset voltage may exceed its specification values when port output state changes and/or when a large current flows through port.

Note9-3: LVD is in an unknown state before transistors start operation.

■ Power Pin Treatment Conditions 1 (VDD1, VSS1)

Connect capacitors that meet the following conditions between the $V_{DD}1$ and $V_{SS}1$ pins:


- Connect among the $V_{DD}1$ and $V_{SS}1$ pins and the capacitors C1 and C2 with the shortest possible lead wires, of the same length (L1=L1', L2=L2') wherever possible.
- Connect a large-capacity capacitor C1 and a small-capacity capacitor C2 in parallel. The capacitance of C2 should be approximately $0.1~\mu F$ or larger.
- The $V_{\text{DD}}1$ and $V_{\text{SS}}1$ traces must be thicker than the other traces.



■ Power Pin Treatment Conditions 2 (V_{DD}(2, 3, 4), V_{SS}(2, 3, 4))

Connect capacitors that meet the following condition between the V_{DD}(2, 3, 4) and V_{SS}(2, 3, 4) pins:

- Connect among the V_{DD}(2, 3, 4) and V_{SS}(2, 3, 4) pins and the capacitor C3 with the shortest possible lead wires, of the same length (L3=L3') wherever possible.
- The capacitance of C3 should be approximately $0.1~\mu F$ or larger.
- The VDD(2, 3, 4) and VSS(2, 3, 4) traces must be thicker than the other traces.



■ Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a Our Company -designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

■ Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Resonator

Nominal	V I N		Circuit Constant				Operating Voltage	Oscill Stabilizat			
Frequency	Vendor Name	Resonator	C3 [pF]	C4 [pF]	Rf [Ω]	Rd2 [Ω]	Range [V]	Typ [ms]	max [ms]	Remarks	
12 MHz		CSTCE12M0G52-R0	(10)	(10)	OPEN	330	2.2 to 3.6	0.02	0.2	C1, C2 integrated type	
10 MI	MURATA	CSTCE10M0G52-R0	(10)	(10)	OPEN	680	2.2 to 2.6	0.02	0.2	C1, C2 integrated type	
10 MHz		CSTLS10M0G53-B0		(15)	OPEN	680	2.2 to 3.6	0.02	0.2	C1, C2 integrated type	

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after VDD goes above the lower limit level of the operating voltage range (see Figure 4)

■ Characteristics of a Sample Subsystem Clock Oscillator Circuit

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a Our Company -designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

■ Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Resonator

Nominal		P		Circuit Constant			Operating Voltage	Oscillation Stabilization Time		D 1	
Frequency	Vendor Name	Resonator	C3 [pF]	C4 [pF]	Rf2 [Ω]	Rd2 [Ω]	Range [V]	typ [s]	max [s]	Remarks	
32.768 kHz	EPSON TOYOCOM	MC-306	10	10	Open	330K	2.2 to 3.6	1.0	3.0	CL=7.0pF	

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillator circuit is executed plus the time interval that is required for the oscillation to get stabilized after the HOLD mode is released (see Figure 4).

Note: The traces to and from the components that are involved in oscillation should be kept as short as possible as the oscillation characteristics are affected by their trace pattern.





Figure 1 CF oscillator circuit


Figure 2 XT Oscillator Circuit



Figure 3 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time



HOLD Release and Oscillation Stabilization Time

Figure 4 Oscillation Stabilization Time Timing Charts




Note:

Reset signal must be present when power supply rises.

Determine the value of C_{RES} and R_{RES} so that the reset signal is present for 10 μ s after the supply voltage gets stabilized.

Figure 5 Reset Circuit



^{*} Remarks: DIx and DOx denote the last bits communicated; x=0 to 32768

Figure 6 Serial I/O Waveforms





Figure 7 Pulse Input Timing Signal Waveform



S: Start condition

P: Stop condition

Sir: Restart condition

Figure 8 I²C Timing




Figure 9 Recommended FILT Circuit

^{*} Take at least 50ms to oscillation to stabilize after PLL is started.




Figure 10 Waveform observed when only POR is used (LVD not used) (RESET pin: Pull-up resistor R_{RES} only)

- \bullet The POR function generates a reset only when power is turned on starting at the $V_{\mbox{\footnotesize{NS}}}$ level.
- No stable reset will be generated if power is turned on again when the power level does not go down to the VSS level as shown in (a). If such a case is anticipated, use the LVD function together with the POR function or implement an external reset circuit.
- A reset is generated only when the power level goes down to the VSS level as shown in (b) and power is turned on again after this condition continues for 100µs or longer.




Figure 11 Waveform observed when both POR and LVD functions are used (RESET pin: Pull-up resistor R_{RES} only)

- Resets are generated both when power is turned on and when the power level lowers.
- A hysteresis width (LVHYS) is provided to prevent the repetitions of reset release and entry cycles near the detection level.




Figure 12 Low voltage detection minimum width (Example of momentary power loss / Voltage variation waveform)

ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)
LC88FC2D0BUTJ-2H	TQFP 100, 14x14 (Pb-Free / Halogen Free)	900 / Tray JEDEC

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent re