onsemi

<u>MOSFET</u> – Power, N-Channel, UltraFET

100 V, 75 A, 14 m Ω

HUF75645P3

Features


- Ultra Low On-Resistance
 - $R_{DS(ON)} = 0.014 \Omega$, $V_{GS} = 10 V$
- Simulation Models
 - Temperature Compensated PSPICE[™] and Saber[®] Electrical Models
 - Spice and Saber Thermal Impedance Models
 - www.onsemi.com
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- This Device is Pb-Free, Halide Free and is RoHS Compliant

ABSOLUTE MAXIMUM RATINGS (T_C = 25° C, unless otherwise noted)

Symbol		Parameter	Ratings	Unit	
V _{DSS}	Drain to Source	100	V		
V _{DGR}	Drain to Gate V	100	V		
V _{GS}	Gate to Source	Voltage	±20	V	
I _D	Drain Current	Continuous (T _C = 25°C, V _{GS} = 10 V) (Figure 2)	75	A	
		Continuous (T _C = 100°C, V_{GS} = 10 V) (Figure 2)	65	A	
I _{DM}	Pulsed Drain C	urrent	Figure 4		
UIS	Pulsed Avalanc	ulsed Avalanche Rating			
PD	Power		310	W	
	Dissipation	Derate Above 25°C	2.07	W/∘C	
T _J , T _{STG}	Operating and S	Storage Temperature	-55 to 175	°C	
ΤL	Maximum Temperature	Leads at 0.063 in (1.6 mm) from Case for 10 s	300	°C	
T _{pkg}	for Soldering	Package Body for 10 s, See Techbrief TB334	260	°C	


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. $T_J = 25^{\circ}C$ to $150^{\circ}C$.


V _{DSS}	R _{DS(ON)} MAX	I _D MAX
100 V	14 mΩ @ 10 V	75 A



CASE 340AT

MARKING DIAGRAM





N-Channel MOSFET

ORDERING INFORMATION

Device	Package	Shipping
HUF75645P3	TO-220-3LD	800 Units / Tube

ELECTRICAL SPECIFICATIONS ($T_C = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Conditions		Min	Тур	Max	Unit
OFF STATI	E SPECIFICATIONS	•			•		
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0 \ V \ (Figure \ 11)$		100	-	_	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 95 V, V _{GS} = 0 V		-	-	1	μΑ
		V_{DS} = 90 V, V_{GS} =	0 V, T _C = 150°C	-	-	250	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}$		_	-	±100	nA
ON STATE	SPECIFICATIONS					-	-
V _{GS(TH)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 25$	0 μA (Figure 10)	2	-	4	V
R _{DS(ON)}	Drain to Source On Resistance	I _D = 75 A, V _{GS} = 10) V (Figure 9)	-	0.0115	0.014	Ω
THERMAL	SPECIFICATIONS	•			•		
$R_{\theta JC}$	Thermal Resistance Junction to Case	TO-220		-	-	0.48	°C/W
R_{\thetaJA}	Thermal Resistance Junction to Ambient	1		-	-	62	°C/W
SWITCHIN	G SPECIFICATIONS (V _{GS} = 10 V)	•			•		
t _{ON}	Turn–On Time	V _{DD} = 50 V, I _D = 75	5 A, V _{GS} = 10 V,	-	-	197	ns
t _{d(ON)}	Turn–On Delay Time	R _{GS} = 2.5 Ω (Figures 18, 19)		-	14	_	ns
t _r	Rise Time			-	117	_	ns
t _{d(OFF)}	Turn–Off Delay Time			_	41	_	ns
t _f	Fall Time			-	97	-	ns
t _{OFF}	Turn–Off Time			-	-	207	ns
GATE CHA	RGE SPECIFICATIONS	•			•		
Q _{g(TOT)}	Total Gate Charge	V_{GS} = 0 V to 20 V	V _{DD} = 50 V,	-	198	238	nC
Q _{g(10)}	Gate Charge at 10 V	$V_{GS} = 0 V$ to 10 V	I _D = 75 A, I _{g(REF)} = 1.0 mA	-	106	127	nC
Q _{g(TH)}	Threshold Gate Charge	$V_{GS} = 0 V \text{ to } 2 V$	(Figures 13, 16, 17)	-	6.8	8.2	nC
Q _{gs}	Gate to Source Gate Charge			-	14	-	nC
Q _{gd}	Gate to Drain "Miller" Charge	1		-	41	-	nC
-	NCE SPECIFICATIONS	•					-
C _{ISS}	Input Capacitance	V _{DS} = 25 V, V _{GS} = 0 V, f = 1 MHz (Figure 12)		-	3790	-	pF
C _{OSS}	Output Capacitance			-	810	-	pF
C _{RSS}	Reverse Transfer Capacitance			_	230	_	pF

SOURCE TO DRAIN DIODE SPECIFICATIONS

Symbol	Parameter	Test Conditions		Тур	Max	Unit			
OFF STATE SPECIFICATIONS									
V _{SD}	Source to Drain Diode Voltage	I _{SD} = 75 A	-	_	1.25	V			
		I _{SD} = 35 A	-	-	1.00	V			
t _{rr}	Reverse Recovery Time	$I_{SD} = 75 \text{ A}, \text{ d}I_{SD}/\text{d}t = 100 \text{ A}/\mu\text{s}$	-	_	145	ns			
Q _{RR}	Reverse Recovered Charge	$I_{SD} = 75$ A, $dI_{SD}/dt = 100$ A/µs	-	_	360	nC			

TYPICAL PERFORMANCE CURVES




Figure 4. Peak Current Capability

10⁻²

t, PULSE WIDTH (s)

10⁻¹

10⁰

10¹

100


50 10⁻⁵

MAY LIMIT CURRENT IN THIS REGION

10⁻⁴

10⁻³

TYPICAL PERFORMANCE CURVES (CONTINUED)





4

160

200

TYPICAL PERFORMANCE CURVES (CONTINUED)








Figure 13. Gate Charge Waveforms for Constant **Gate Current**

TEST CIRCUITS AND WAVEFORMS




Figure 14. Unclamped Energy Test Circuit




Figure 15. Unclamped Energy Waveforms




Figure 16. Gate Charge Test Circuit




Figure 17. Gate Charge Waveforms




Figure 18. Switching Time Test Circuit




Figure 19. Switching Time Waveforms

PSPICE ELECTRICAL MODEL

.SUBCKT HUF75645 2 1 3; rev 21 May 1999

CA 12 8 5.31e-9 CB 15 14 5.31e-9 CIN 6 8 3.56e-9

DBODY 7 5 DBODYMOD DBREAK 5 11 DBREAKMOD DPLCAP 10 5 DPLCAPMOD

EBREAK 11 7 17 18 115.5 EDS 14 8 5 8 1 EGS 13 8 6 8 1 ESG 6 10 6 8 1 EVTHRES 6 21 19 8 1 EVTEMP 20 6 18 22 1

IT 8 17 1

LDRAIN 2 5 1.0e-9 LGATE 1 9 5.1e-9 LSOURCE 3 7 4.4e-9

MMED 16688 MMEDMOD MSTRO 16688 MSTROMOD MWEAK 162188 MWEAKMOD

RBREAK 17 18 RBREAKMOD 1 RDRAIN 50 16 RDRAINMOD 7.80e–3 RGATE 9 20 0.83 RLDRAIN 2 5 10 RLGATE 1 9 26 RLSOURCE 3 7 11 RSLC1 5 51 RSLCMOD 1e–6 RSLC2 5 50 1e3 RSOURCE 8 7 RSOURCEMOD 1.65e–3 RVTHRES 22 8 RVTHRESMOD 1 RVTEMP 18 19 RVTEMPMOD 1

S1A 6 12 13 8 S1AMOD S1B 13 12 13 8 S1BMOD S2A 6 15 14 13 S2AMOD S2B 13 15 14 13 S2BMOD

VBAT 22 19 DC 1

ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*205),3.5))}

.MODEL DBODYMOD D (IS = 3.00e-12 IKF = 19 RS = 1.78e-3 XTI = 5 TRS1 = 2.25e-3 TRS2 = 1.00e-5 CJO = 5.32e-9 TT = 7.4e - 8 M = 0.68) .MODEL DBREAKMOD D (RS = 2.15e - 11KF = 1 TRS1 = 8e - 4TRS2 = 3e - 6) .MODEL DPLCAPMOD D (CJO = 5.55e- 9IS = 1e-3 0M = 0.98) .MODEL MMEDMOD NMOS (VTO = 3.13 KP = 10 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 0.83) .MODEL MSTROMOD NMOS (VTO = 3.51 KP = 93 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u) .MODEL MWEAKMOD NMOS (VTO = 2.65 KP = 0.11 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 8.33) .MODEL RBREAKMOD RES (TC1 = 9.9e - 4TC2 = -1.3e - 6) .MODEL RDRAINMOD RES (TC1 = 9.40e-3 TC2 = 2.93e-5) .MODEL RSLCMOD RES (TC1 = 2.63e-3 TC2 = 1.05e-6) .MODEL RSOURCEMOD RES (TC1 = 1e-3 TC2 = 1e-6) .MODEL RVTHRESMOD RES (TC1 = -2.57e-3 TC2 = -7.05e-6) .MODEL RVTEMPMOD RES (TC1 = -2.87e - 3TC2 = -2.21e - 6) .MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -6.2 VOFF = -2.4) .MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -2.4 VOFF = -6.2) .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -1.8 VOFF = 0.5) .MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 0.5 VOFF = -1.8)

.ENDS

NOTE: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.




Figure 20.

SABER ELECTRICAL MODEL

REV 21 May 1999

template ta75645 n2,n1,n3 electrical n2,n1,n3 var i iscl d..model dbodymod = (is = 3.00e-12, cjo = 5.32e-9, tt = 7.4e-8, xti = 5, m = 0.68) d..model dbreakmod = () d..model dplcapmod = (cjo = 5.55e-9, is = 1e-30, vj=1.0, m = 0.8)m..model mmedmod = $(type=_n, vto = 3.13, kp = 10, is = 1e-30, tox = 1)$ m..model mstrongmod = (type=_n, vto = 3.51, kp = 93, is = 1e-30, tox = 1) m..model mweakmod = (type= n, vto = 2.65, kp = 0.11, is = 1e-30, tox = 1) sw vcsp..model s1amod = (ron = 1e-5, roff = 0.1, von = -6.2, voff = -2.4) sw vcsp..model s1bmod = (ron =1e-5, roff = 0.1, von = -2.4, voff = -6.2) $sw_vcsp..model \ s2amod = (ron = 1e-5, roff = 0.1, von = -1.8, voff = 0.5)$ $sw_vcsp..model \ s2bmod = (ron = 1e-5, roff = 0.1, von = 0.5, voff = -1.8)$ c.ca n12 n8 = 5.31e-9c.cb n15 n14 = 5.31e-9c.cin n6 n8 = 3.56e-9d.dbody n7 n71 = model=dbodymod d.dbreak n72 n11 = model=dbreakmod d.dplcap n10 n5 = model=dplcapmodi.it n8 n17 = 11.1 drain n2 n5 = 1e-9l.lgate n1 n9 = 5.1e-91.1source n3 n7 = 4.4e-9m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u res.rbreak n17 n18 = 1, tc1 = 9.9e-4, tc2 = -1.3e-6res.rdbody n71 n5 = 1.78e-3, tc1 = 2.25e-3, tc2 = 1.e-5res.rdbreak n72 n5 = 2.15e-1, tc1 = 8e-4, tc2 = 3e-6res.rdrain n50 n16 = 7.8e-3, tc1 = 9.4e-3, tc2 = 2.93e-5res.rgate n9 n20 = 0.83res.rldrain n2 n5 = 10res.rlgate n1 n9 = 26res.rlsource n3 n7 = 11 res.rslc1 n5 n51 = 1e-6, tc1 = 2.63e-3, tc2 = 1.05e-6res.rslc2 n5 n50 = 1e3res.rsource n8 n7 = 1.65e-3, tc1 = 1e-3, tc2 = 1e-6res.rvtemp n18 n19 = 1, tc1 = -2.87e-3, tc2 = -2.21e-6res.rvthres n22 n8 = 1, tc1 = -2.57e-3, tc2 = -7.05e-6spe.ebreak n11 n7 n17 n18 = 115.5 spe.eds n14 n8 n5 n8 = 1spe.egs n13 n8 n6 n8 = 1 spe.esg n6 n10 n6 n8 = 1spe.evtemp n20 n6 n18 n22 = 1 spe.evthres n6 n21 n19 n8 = 1

```
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
```

v.vbat n22 n19 = dc=1

equations {

}

i (n51->n50) +=iscl

```
scl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/205))**3.5))
```




Figure 21.

SPICE THERMAL MODEL

REV 28 July 1999

HUF75645T

CTHERM1 th 6 8.80e-3 CTHERM2 6 5 2.50e-2 CTHERM3 5 4 2.70e-2 CTHERM4 4 3 3.70e-2 CTHERM5 3 2 4.40e-2 CTHERM6 2 tl 3.40e-1

RTHERM1 th 6 1.20e-2 RTHERM2 6 5 3.00e-2 RTHERM3 5 4 4.30e-2 RTHERM4 4 3 8.80e-2 RTHERM5 3 2 9.90e-2 RTHERM6 2 tl 1.10e-1

SABER THERMAL MODEL

SABER thermal model HUF75645T

template thermal_model th tl thermal_c th, tl

{

ctherm.ctherm1 th 6 = 8.80e-3ctherm.ctherm2 6 = 2.50e-2ctherm.ctherm3 5 = 2.70e-2ctherm.ctherm4 4 = 3.70e-2ctherm.ctherm5 3 = 4.40e-2ctherm.ctherm6 2 = 3.40e-1

rtherm.rtherm1 th 6 = 1.20e-2 rtherm.rtherm2 6 5 = 3.00e-2 rtherm.rtherm3 5 4 = 4.30e-2 rtherm.rtherm4 4 3 = 8.80e-2 rtherm.rtherm5 3 2 = 9.90e-2 rtherm.rtherm6 2 tl = 1.10e-1 }





Figure 22.

PSPICE is a trademark of MicroSim Corporation.

Saber is a registered trademark of Sabremark Limited Partnership.





onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>