

Is Now Part of

OR NEW DESIGN

# **IN Semiconductor®**

# To k an more about CH Semiconductor, please visit our website at

Please note. As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="mailto:www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to <a href="mailto:Fairchild questions@onsemi.com">Fairchild questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor referses, employees, subsidiaries, and lisofficers, and designed, intended, or authorized for uses, and reasonable attorney fees arising out or, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an eg



# FFG1040UC003X Single-Cell Fuel Gauge

#### Features

- Optional Battery Characterization Supported
- Typical Relative SOC Error ≈ 1%
- Support R<sub>SENSE</sub> down to 3 mΩ to Reduce System Loss
- Low Power: <3 μA Shutdown Current 100 μA Active Current
- Integrated I<sup>2</sup>C Slave
- Interrupt Pin to Alert the Host Processor of Syst Events (e.g. Low Battery, Low SOC)
- Capable of measuring both on-die and attery ack temperature using external thermistor
- Host Side or Battery Pack Gr Jing Chat.
- I<sup>2</sup>C relay Master to Support Schondary Jave
- Autonomous control of pack side \_\_\_\_\_3105 battery monitor and ID with onfigural le auto politing
- Configura e I<sup>2</sup>C 'mac. .onite: for Auto Shutu vn
- All in Package (VLCSP)

#### A, inic; ions

- Call Phones
- Mobile Devices
   Tablets

#### Description

The FFG1040 fuel gauge is very courate SOC reporting gauge designed be ed will cell phones, tablets and other portrilled devices. Units a proprietory algorithm that track the one by to a surately report the Relative State-of-C inge RSOC, The FirG1040 also reports Use. State- Chall (USOC) which is an adjusted SOC value at is designed to be intuitive to the ond us in T. Fir 1040 works with 1sXp (multiple

ara y. . configurations.

The G1040 includes an integrated to occature set or that can be configured to read temperature from an elternal themaistor. The GrG1040 algorithm uses battery voltage, current and temperature to provide the most accurate State-of-Charge to a user. The tomberature readings are accessible via I<sup>2</sup>C for other cystem level decision

In addition to RSOC & USOC, the FFG1040 also reports battery voltage, current, capacity, cycle count and battery resistance.

The F-G1040 has the unique capability to relay  $I^2C$  commands to a secondary slave device.

When used in autonomous mode the FFG1040 can directly control the FFG3105 pack side monitor and ID device and report the temperature and cell voltage information directly from the battery pack.

The FFG1040 utilizes a 3 x 4 ball, 0.5 mm pitch, WLCSP with nominal dimensions of  $1.51 \times 1.96 \text{ mm}$ .

#### **Ordering Information**

| Part Number   | Operating<br>Temperature Range | Package  | Packing<br>Method |
|---------------|--------------------------------|--|-------------------|
| FFG1040UC003X | -40 to 85°C                    | 1.51 x 1.96 mm, 12-Ball CSP, 0.5 mm Ball Pitch | Tape and Reel     |

|  | VBAT<br>VLDO<br>B1<br>SDA<br>C1<br>INT_N                 | TBAT SF<br>A2<br>A2<br>TBIAS SF<br>B2<br>B2<br>SCL DG<br>C2<br>C2<br>C2<br>C2<br>C2<br>C2<br>C2<br>C2<br>C2<br>C2<br>C2<br>C2<br>C2   | $\begin{array}{c}         A \\         A \\         A \\         $   |
|--|--|---|--|
| Ball Descri  | ptions   | Fiç   | gure 1. Lil A rigi nents   |
|  | -  | Turne   |  |
| Name   | Position   | Туре  | Description  |
| Name<br>VBAT   | A1   | Power   | Descript on           Ball         District on   |
|  |  |   |  |
| VBAT   | A1   | Power   | Rail ositive vultage input.<br>Thermistor sense circuit bias resistor output. R <sub>TN</sub> should be the same<br>value as the thermistor at room tomberature. This pin should be left<br>floating (not connected) if the NTO feature is not used. This pin should<br>not be loaded with more than 1 nF of capacitance.  |
| VBAT<br>TBIAS  | A1<br>B2   | Power<br>na. • Outpr<br>Dir al Ground   | Rail ositive vultage input.<br>Thermistor sense circuit bias resistor output. R <sub>TN</sub> should be the same<br>value as the thermistor at room tomberature. This pin should be left<br>floating (not connected) if the NTO feature is not used. This pin should<br>not be loaded with more than 1 nF of capacitance.  |
| VBAT<br>TBIAS<br>DGND  | A1<br>B2   | Power<br>na. • Outpr<br>Dir al Ground   | Bail       Distive voltage input.         In ermistor since circuit bias resistor output. RTN should be the same value as the thermistor at room temperature. This pin should be left floating (not connected) if the NTO feature is not used. This pin should not be loaded with more there 1 nF of capacitance.         Cround   |
| VBAT<br>TBIAS<br>DGND<br>AGND/ 5"7N                              | A1<br>B2<br>   | Power<br>na. Outpi<br>Dir al Ground<br>Analog Ground<br>Analog Input  | Bail       Distive vultage input.         Primistor sense circuit bias resistor output. R <sub>TN</sub> should be the same value as the thermistor all room tomenature. This pin should be left floating (not connected) if the NTC feature is not used. This pin should not be loaded with more than 1 nF of capacitance.         Cround       Ar alco Ground and battery sense resistor negative input         Sense resistor connection to negative battery terminal         Batter chermistor input. If the NTC feature is not used, this pin should be connected to GND.  |
| VBAT<br>TBIAS<br>DGND<br>AGND/ SON                               | A1<br>B2<br>C3   | Power<br>na. Outpi<br>Dir al Ground<br>Analog Ground<br>Analog Input  | Bail       Distive voltage input.         Permistor serve circuit bias resistor output. R <sub>TN</sub> should be the same value as the thermistor at room temperature. This pin should be left floating (not connected) if the NTC feature is not used. This pin should not be loaded with more than 1 nF of capacitance.         Cround       Ar alco Ground and battery sense resistor negative input         Sense resistor connection to negative battery terminal         Batter / thermistor input. If the NTC feature is not used, this pin should be connected to GND.         Interrupt output pin, LOW asserted. This pin should be connected to the VDD_IO through a pull-up resistor.   |
| VBAT<br>TBIAS<br>DGND<br>AGND/ SON<br>COP<br>TBA.                | A1<br>B2<br>C3<br>A'<br>A2                               | Power<br>na. Outpu<br>Dir al Ground<br>Analog Ground<br>Analog Input<br>Danalog Imput   | Bail       Distive vultage input.         Permistor serve circuit bias resistor output. R <sub>TN</sub> should be the same value as the thermistor all room tomenature. This pin should be left floating (not connected) if the NTC feature is not used. This pin should not be loaded with more than 1 nF of capacitance.         Cround       Ar alco Ground and battery sense resistor negative input         Sense resistor connection to negative battery terminal         Batter / thermistor input. If the NTC feature is not used, this pin should be connected to GND.         Interrupt output pin, LOW asserted. This pin should be connected to  |
| VBAT<br>TBIAS<br>DGND<br>AGND/ SPN<br>OPP<br>TBA.                | A1<br>B2<br>C3<br>A <sup>r</sup><br>A2<br>D1             | Power<br>na. Outpi<br>Dir al Ground<br>Analog Ground<br>Analog Input<br>Analog Input<br>Open Drain<br>Digital Output<br>Cipin Drain   | Battery contracted on the NTC feature is not used. This pin should be left floating (not connected) if the NTC feature is not used. This pin should not be loaded with more than 1 nF of capacitance.         Cround         Ar alco Ground and battery sense resistor negative input         Sense resistor connection to negative battery terminal         Battery chermistor input. If the NTC feature is not used, this pin should be connected to GND.         Interrupt output pin, LOW asserted. This pin should be connected to the VDD_IO through a pull-up resistor.         I <sup>2</sup> C clock input pin. This pin should be connected to the VDD_IO  |
| VBAT<br>TBIAS<br>DGND<br>AGND/ SPN<br>CPP<br>TBA.<br>IL_N<br>SCL | A1<br>B2<br>C3<br>A2<br>D1<br>C2                         | Power<br>na. Outpu<br>Dir al Ground<br>Analog Ground<br>Analog Input<br>Analog Input<br>Open Drain<br>Digital Output<br>Cip-in Drain<br>Digital I/O<br>Open Drain               | Bail       Distive voltage input.         Permistor sense circuit bias resistor output. R <sub>TN</sub> should be the same value as the thermistor at room temperature. This pin should be left floating (not connected) if the NTC feature is not used. This pin should not be loaded with more than 1 nF of capacitance.         Cround       Ar alco Ground and battery sense resistor negative input         Sense resistor connection to negative battery terminal         Batter / thermistor input. If the NTC feature is not used, this pin should be connected to GND.         Interrupt output pin, LOW asserted. This pin should be connected to the VDD_IO through a pull-up resistor.         I <sup>2</sup> C clock input pin. This pin should be connected to the VDD_IO through a pull-up resistor.  |
| VBAT<br>TBIAS<br>DGND<br>AGND/ SON<br>TBA.<br>IL_N<br>SCL<br>SDA | A1<br>B2<br>C3<br>A <sup>7</sup><br>A2<br>D1<br>C2<br>C1 | Power<br>na. Outpi<br>Dir al Ground<br>Analog Ground<br>Analog Input<br>Analog Input<br>Open Drain<br>Digital Outpit<br>Cipen Drain<br>Digital I/O<br>Open Drain<br>Digital I/O | Bail       Distive voltage input.         Permistor series circuit bias resistor on put. R <sub>TN</sub> should be the same value as the thermistor at room tome sature. This pin should be left floating (not connected) if the NTC feature is not used. This pin should not be loaded with more than 1 nF of capacitance.         Cround       Ar alco Ground and battery sense resistor negative input         Sense resistor connection to negative battery terminal         Batter chermistor input. If the NTC feature is not used, this pin should be connected to GND.         Interrupt output pin, LOW asserted. This pin should be connected to the VDD_IO through a pull-up resistor.         I <sup>2</sup> C clock input pin. This pin should be connected to the VDD_IO through a pull-up resistor.         I <sup>2</sup> C data I/O pin. This pin should be connected to the VDD_IO through a pull-up resistor.         IPC data I/O pin. This pin should be connected to the VDD_IO through a pull-up resistor.         IPC data I/O pin. This pin should be connected to the VDD_IO through a pull-up resistor.         IPC data I/O pin. This pin should be connected to the VDD_IO through a pull-up resistor.         IPC data I/O pin. This pin should be connected to the VDD_IO through a pull-up resistor. |

1

FFG1040UC003X — Single-Cell Fuel Gauge

#### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol             | Parameter  | Min.                    | Max.                    | Unit |
|--------------------|--|-------------------------|-------------------------|------|
| V <sub>BAT</sub>   | Positive Battery Supply Voltages                       | V <sub>GND</sub> - 0.5  | V <sub>GND</sub> + 6.0  | V    |
| V <sub>SRP</sub>   | Negative Battery Supply Voltages                       | V <sub>GND</sub> - 0.5  | V <sub>GND</sub> + 2.0  | V    |
| $V_{LDO}$          | Positive Core Digital Supply Voltages                  | V <sub>GND</sub> - 0.5  | V <sub>GND</sub> + 2.0  | V    |
| $V_{GND}$          | Negative Analog Supply Voltage                         | V <sub>BAT</sub> - 6.0  | V <sub>BAT</sub> + 0.5  | V    |
| V <sub>I/O</sub>   | All Digital Input / Output Signals                     | V <sub>DGND</sub> - 0.5 | V <sub>DGND</sub> + 6.0 | V    |
| V <sub>TBAT</sub>  | Temperature Bridge Input Voltage                       | V <sub>SRP</sub> - 0.5  | V <sub>T</sub> , + 0.   | V    |
| T <sub>A</sub>     | Operating Free-air Temperature                         | -40                     | 1 5                     | °CC  |
| T <sub>JIMAX</sub> | Maximum Junction Temperature                           | -40                     | +15                     | °    |
| T <sub>STG</sub>   | Storage Temperature Range                              | -6                      |                         | С    |
| TL                 | Lead Soldering Temperature, 10 Seconds                 |                         | +260                    | °C   |
|                    | Human-Body Model (HBM-JESD22-A114), All Pins           | 20                      | 00                      | V    |
| ESD                | Charged Device Model (CDM-JESD22-C101)                 | 50                      | 20                      | V    |
| ESD                | IEC 61000-4-2 System ESD <sup>(1)</sup> Air Gap AT, AT |                         | 5                       | κv   |
|                    | Contaut, V AT, TB.                                     | 3                       | 55 5                    | kV   |

#### Note:

#### 1. Testing is performed with a TVS device

#### Recommended Operatin Juli ons

The Recommended Operating C inditions are conditions are conditin

| Symbol             | Parameter   | Min.                        | Max.                      | Unit |
|--------------------|---|-----------------------------|---------------------------|------|
| VRAT               | atterv Sur Iy Voltage <sup>(2)</sup>                                | 2.5                         | 4.5                       | V    |
| ✓ SNP              | S se resistor Input Voltage   | V <sub>AGND</sub> – 0.052   | V <sub>AGND</sub> + 0.052 | V    |
| ъват               | Thermistor Bridge Input Voltage                                     | V <sub>TBIAS</sub> /2 - 0.5 | $V_{TBIAS}/2 + 0.5$       | V    |
| ١                  | I2C Pull-up Voltage   | 1.62                        | 3.63                      | V    |
| V <sub>BAT</sub>   | Sattery Supply Voltage Slew Kate                                    | 0.4                         |                           | V/ms |
| C <sub>V'.DO</sub> | External LDO Deccupling Capacitor between VLDO and DGND             | 90                          | 110                       | nF   |
| Ствіаѕ             | TBIAS Reference Decoupling Capacitor                                | 420                         | 520                       | nF   |
| Стват              | TBAT filter Capacitor   | 200                         | 250                       | nF   |
| R <sub>SENSE</sub> | External Sense Resistor between SRP and AGND <sup>(3)</sup>         | 3                           | 20                        | mΩ   |
| VI_RANGE           | Current Sense Voltage Range   | -51.2                       | +51.2                     | mV   |
| R <sub>TBIAS</sub> | Battery Thermistor Bias Resistance <sup>(4)</sup>                   | 1.5                         | 100                       | kΩ   |
| R <sub>I2CPU</sub> | $I^2C$ Pull up Resistor to $V_{PU}$ (SDA, SCL, INT_N, RMSCL, RMSDA) | 2                           | 20                        | kΩ   |
| T <sub>A</sub>     | Operating Free-air Temperature                                      | -40                         | +85                       | °C   |
| TJ                 | Operating Junction Temperature                                      | -40                         | +85                       | °C   |

#### Notes:

2. V<sub>BAT</sub> can tolerate ±200 mV system switching noise transients which are less than 50 µs in duration.

3. The value of the R<sub>SENSE</sub> resistor should be chosen such that the maximum differential voltage across the resistor is less than 51 mV. This should include the voltage created by any peak currents.

4. A nominal value of  $R_{TBIAS} \ge 10 \text{ k}\Omega$  is recommended to minimize thermistor temperature measurement current.

**DC Electrical Characteristics** 

The Recommended Operating Conditions for DC Electrical Characteristics assume  $V_{BAT} = 2.5 \text{ V}$  to 4.5 V and  $T_A = -20^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $T_A = 25^{\circ}\text{C}$ ,  $V_{BAT} = 3.8 \text{ V}$ ,  $V_{PU} = 1.8 \text{ V}$ . Min./Max. values are guaranteed by design and/or characterization for process variations and the temperature range of  $T_A = -20^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

|                       | Parameter  | Conditions   | Min.                  | Тур. | Max.   | Unit         |
|-----------------------|--|--|-----------------------|------|--|--------------|
| VLDO                  | LDO Output Voltage   | VBAT = 2.5 to 4.5 V,<br>CVLDO = 100 nF                     | 1.7                   | 1.8  | 1.9  | V            |
| IIN                   | Input Leakage Current on Digital I/O pins  | VBAT = 2.5 to 4.5 V,<br>0 ≤VIN ≤ VBAT                      |                       | ±1   |  | μA           |
| IOFF                  | Power-Off IO Leakage Current   | VBAT = 0 VIN or VOUT =<br>4.5 V                            |                       | ±1   |  | μA           |
|                       | Shutdown Mode Average<br>Current   |  |                       | 2.6  |  | K C          |
| ICC                   | Rest/Off/Hibernate Mode<br>Average Current   | VIN = VBAT or GND  |                       | 72   | N  | μA           |
| 100                   | Active Mode Average Current <sup>(5)</sup>   |  |                       | 101  |  | μΑ           |
|                       | Autonomous Master <sup>(5)</sup>   |  |                       | 397  | in   | 1            |
| SCL, SDA,             | INT_N Pins ( $T_A = -40^{\circ}C$ to $85^{\circ}C$ )   |  | $\sim$                | 50   | 1/2  | )            |
| VIH                   | Input High Voltage <sup>(6)</sup>  |  | 1.1                   |      | 0.5 רויקע  | V            |
| VIL                   | Input Low Voltage <sup>(6)</sup>   |  | -6.52                 | ON   | 0.65   | V            |
| Vol                   | Output Low Voltage   | $n_{L} = 3 nA, V_{PU} > 2V$ $I_{UL} = 2 nA, V_{PU} \le 2V$ |                       | 0    | 0.4  | V            |
|                       | Input Currer or SDA &  | $0.1 \times V_{P,T} < V_{1N} < 0.9 \times 10^{-1}$         | - Pr                  |      | 0.2  |              |
| I <sub>IN</sub>       | SCLPins  | VEAT   | -10                   |      | 10   | μA           |
| I <sub>IN</sub><br>Cı | SCLPins<br>Cr achance SD/ and<br>S D: SD/ and  | Mar  | -10                   |      | 10<br>10   | μA<br>pF     |
| Cı                    | Cr achance SD/ and   | NTIFE  | -10                   |      |  | •            |
| Cı                    | Cr achance SD/ and   | NTIFE  | -10<br>0.65 x<br>VBAT |      |  | •            |
|                       | Cr     achance     SD/ and       S     P:     Is (T_A = -10°C to 85)       RMSDA r     Is (T_A = -10°C to 85)       In <sub>k</sub> + High Voltage | C) C                   | 0.65 x                |      | 10   | pF           |
| CI<br>RMSCI_an        | $\frac{Cr}{S} = \frac{SD}{and}$ $\frac{RMSDA r}{In_{h}} = \frac{10^{\circ}C \text{ to 85}}{S}$   | NTIFE  | 0.65 x<br>VBAT        |      | 10<br>V <sub>BAT</sub><br>0.35 х                     | pF<br>V      |
|                       | Cr     achance     SD/ and       S     P:     Is (T_A = -10°C to 85)       RMSDA r     Is (T_A = -10°C to 85)       In <sub>k</sub> + High Voltage | C) C                   | 0.65 x<br>VBAT        |      | 10<br>V <sub>BAT</sub><br>0.35 x<br>V <sub>BAT</sub> | pF<br>V<br>V |

Continued on the following page ....

FFG1040UC003X — Single-Cell Fuel Gauge

#### DC Electrical Characteristics (Continued)

The Recommended Operating Conditions for DC Electrical Characteristics assume  $V_{BAT} = 2.5 V$  to 4.5 V and  $T_A = -20^{\circ}$ C to  $70^{\circ}$ C, unless otherwise noted. Typical values are at  $T_A = 25^{\circ}$ C,  $V_{BAT} = 3.8 V$ ,  $V_{PU} = 1.8 V$ . Min./Max. values are guaranteed by design and/or characterization for process variations and the temperature range of  $T_A = -20^{\circ}$ C to  $70^{\circ}$ C.

| Symbol            | Parameter                   | Conditions                                 | Min.  | Тур. | Max.  | Unit                |
|-------------------|-----------------------------|--|-------|------|-------|---------------------|
| PGA/ADC           | Characteristics             |  |       |      |       |                     |
| IG <sub>ERR</sub> | Current Sense Gain Error    |  | -1.0  |      | 1.0   | 0/                  |
| VG <sub>ERR</sub> | Voltage Sense Gain Error    |  | -0.85 |      | 0.85  | %                   |
| Thermisto         | r Characteristics           |  |       |      |       |                     |
|                   |                             | T <sub>A</sub> = +25°C                     | -2    |      | +2    |                     |
|                   |                             | $T_A = +0^{\circ}C^{(5)}$                  | -3    |      | +3    | .C                  |
| T <sub>DIE</sub>  | Accuracy <sup>(11)</sup>    | $T_A = +50^{\circ}C^{(5)}$                 | -3    |      |       | S                   |
|                   |                             | $T_A = -40^{\circ}C (T_{MIN})^{(5)}$       | -4    |      | +4    | $\mathcal{V}^{\mu}$ |
|                   |                             | $T_A = +85^{\circ}C (T_{MAX})^{(5)}$       | 4     |      | +4    | k                   |
| TBATOFF           | TBAT Amplifier Offset Error |  | -4    |      | ٠4.0  | mV                  |
| TBATGERR          | TBAT Amplifier Gain Error   | T <sub>A</sub> = -30 to +8 <sup>-°</sup> C | 1.75  | 24   | +0.75 | %                   |
| $TBAT_{LSB}$      | ADC TBAT Measurement LSB    |  |       | 31.2 |       | p.Y                 |
| Notes:            |                             |  |       |      | 5     |                     |

#### Notes:

5. Guaranteed by design or characterization.

6. SCL, SDA only.

7.  $V_{IH}(max) = V_{PU} + 0.5 V \text{ or } V_{BAT} \text{ whichev}$ 

8. It is assumed that the SCL, an use re open drain with external pull-ups resistors tied to an external supply V<sub>PU</sub>.

9.  $V_{\text{IH}}$  and  $V_{\text{IL}}$  have been chosel to be full compliant to  $1^{\circ}$ C specification at  $V_{\text{FU}} = 1.8 \text{ V} \pm 10\%$ . At 2.25V  $\leq V_{\text{PU}} \leq 3.5 \text{ V}$  the  $V_{\text{L}}$  wides  $\sim 200 \text{ mV}$  or noise margin to the required  $V_{\text{OL}(\text{max})}$  of the transmitter.

- 10. I2C standar \_\_\_\_\_\_, for  $V_{P'_1} \le 2.0^{\circ}V$  to be 0.2 x  $V_{PU}$ .
- 11. Accuracy expressed ... The difference between the FFG1040 output temperature and the measured temperature.

# AC Electrical Characteristics (I<sup>2</sup>C Controller SDA, SCL)

The AC electrical characteristics assume VBAT = 2.5 V to 4.5 V and  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ , unless otherwise noted. Min./Max. values are guaranteed by design and/or characterization for process variations and the temperature range of  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

| Cumb ol             | Desembles  | Fas                         | t Mode |      |
|---------------------|--|-----------------------------|--------|------|
| Symbol              | Parameter  | Min.                        | Max.   | Unit |
| f <sub>SCL</sub>    | SCL Clock Frequency  | 0                           | 400    | kHz  |
| t <sub>HD;STA</sub> | Hold Time (Repeated) Start Condition                             | 0.6                         |        | μs   |
| t <sub>LOW</sub>    | Low Period of SCL Clock  | 1.3 <sup>(12)</sup>         |        | μs   |
| t <sub>ніGH</sub>   | High Period of SCL Clock   | 0.6                         |        | μs   |
| t <sub>SU;STA</sub> | Set-up Time for Repeated Start Condition                         | 0.6                         |        | μs   |
| t <sub>HD;DAT</sub> | Data Hold Time (see Figure 11)                                   | r                           |        | /S   |
| t <sub>SU;DAT</sub> | Data Set-up Time (see Figure 11)                                 | 00(13)                      |        | ns   |
| t <sub>PS</sub>     | Set-up Time Required by SDA Input Buffer (Receiving Data)        |                             |        | ns   |
| t <sub>PH</sub>     | Out Delay Required by SDA Output Buffer (Transmitting Data)      | 36                          | SA.    | ns   |
| tr                  | Rise Time of SDA and SCL Signals                                 | 20 J.1Cb <sup>(14, 7)</sup> | 300    | ns   |
| t <sub>f</sub>      | Fall Time of SDA and SCL Signals                                 | 20+0.10                     | 300    | ns   |
| tsu;sто             | Set-up Time for Stop Condition                                   | 0.6                         |        | μs   |
| t <sub>BUF</sub>    | Bus Free Time between a Stop and Start Jon. 'ions                | 1.36                        |        | μs   |
| t <sub>SP</sub>     | Pulse Width of Spikes that Must Re Su, ressea / the Inpu' Filter | 00                          | 50     | ns   |

#### Notes:

12. The FFG1040 can accept cloc<sup>1</sup> ..., 's w t<sub>LOW</sub> is low as i 1 μs, provided that the received SDA signal t<sub>HD;DAT</sub>+ tr/f ≤ 1.1 μs. The FF 1040 fe ure a 0 ns SDA is put set-up time; therefore, this parameter is not included in the above equatic

13. A Fast-Mode I2C Br @ device \_\_\_h used in a Standard-Mode I2C bus system, but the requirement that  $t_{SU;DAT} \ge 250 \text{ ns}$  multiple met This is the case if the device does not stretch the LOW period of the SCL signal. If a device dr \_\_\_\_\_ret. he LC / period of the SCL signal, it must output the next data bit to the SDA line tr\_max +  $t_{SU;DAT} = 1.00 + 100 = 100 \text{ sc}$  ns (according to the Standard-Mode I2C Bus specification) before the SCL line is relea. 1.

14. Chequine the total papacitatics of one bits line in pr. If mixed with High-Speed Mode devices, faster fall times are low laccording to the I2C specification

The F G10 +0 ensures that the SDA signal out must coincide with SCL low for worst-case SCL trans. time of '00 r. This requirement prevents data loss by preventing SDA-out transitions during the undefined region of the ... g edge of SCL. Consequently the FFG1040 fulfills the following requirement from the I2C specification (page 77, Note 2): "A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the Virtimin of the SCL signal) to bridge the undefined region of the falling edge of SCL."

16. FC1040 I2C slave is fully compliant the NXP(Phillips) I2C specification, Rev. 0.3 UM10204 (2007) for both Standard Mode and Fast Mode.

The FFG1040 does not support 1 Mbps/s Fast Mode Plus or 3.4 Mbits/s High Speed Mode.



#### Overview

e FF '04 uses ar Analog-to-Digital Converter (A C) to onitor the battery terminal voltage battery cur. nt, d temperature to accu ately provide RSOC and SOC values. With only general information provided about the selected batteries, the FFG1040 gives accurate results. The FFC1040 tracks and compensates for battery aging effects. This information is used by a proprietery prognostication algorithm to automatically compensate the SOC estimation. The FFG1040 also provides a low SOC and Zero SOC alert using the host interrupt pin. The Low\_SOC\_Alarm level is programmable as a function of the percentage of SOC. The FFG1040 has user programmable lowvoltage, and over and under-temperature thresholds. When these limits are exceeded these events are reported to the host system using the interrupt pin.

#### **Voltage Monitoring**

The integrated ADC allows battery terminal voltage monitoring with a high degree of accuracy (< 1% error).

#### **Current Monitoring**

The FFG1040 uses differential sensing and an external sense resistor to monitor the current flowing in and out of the battery. Coulomb counting is performed using the highly accurate, digitally filtered ADC output and internal time base.

#### Relative State-of-Charge (RSOC) Error

Typical RSOC errors are <  $\pm$ 1%. The FFG1040 provides RSOC reporting error of less than  $\pm$ 1% while tracking actual load profiles.

#### **Device Reset**

The FFG1040 can be reset by the host processor using an  $I^2C$  write command to a register. Upon this change, the FFG1040 is reset and all register values return to default values. In this case, the **fg\_rdy\_for\_config\_int** bit is set to 1 as soon as the reset sequence completes. Forcing it into SHUTDOWN can also reset the fuel gauge. See description of Mode below. Finally removing and reconnecting the **VBAT** supply can reset the device. Waking from reset is described below.

#### Power-Up, Leaving Reset or Leaving Shutdown

Upon receiving a valid Vbat supply or a device reset, the FFG1040 immediately powers the VBAT portion of the design and enter the SHUTDOWN state where it can monitor the I2C interface. The Host must wake up the fuel gauge by addressing it via I2C. The fuel gauge then wakes up and sets the fg\_rdy\_for\_config\_int bit in the SOC INTERRUPTS register and the fuel gauge signals the host with an interrupt. The system driver can then use I2C commands to configure the fuel gauge registers. Once the registers have been configured the host writes a bit in the SOC MODE register and the FFG1040 will start fuel gauging. The FFG1040 will then assert status in the SOC STATUS register to indicate that it is fuel gauging.

#### After Gauging is Started

After completing the startup and configuration sequence the only registers that should be modified are the FG\_RUNTIME\_INPUT\_CONFIG,

FG\_BATTERY\_TEMP\_RUNTIME\_INPUT, SOC\_INTERRUPT\_MASKS,

SOC\_INTERRUPT\_CLRS, and the SOC\_MODE registers. All other registers should remain unchanged as they were programmed during device configuration. Once gauging has started performing writes to registers, 0x20 to 0x3F are disabled, Writes to the reserved FG registers are also ignored while gauging. These registers cannot be updated until gauging has stopped.



#### **Power Modes**

The FFG1040 chip has three configurable power modes. The host system requests the device to enter a power mode by writing bits in the SOC\_MODE register. Following is a brief description of each of these modes:

#### **Active Power Mode (ACTIVE)**

In the ACTIVE mode the FFG1040 is able to actively monitor the battery voltage and current, run the algorithm, and communicate status and results to the system.

#### Hibernate Power Mode (HIBERNATE)

Registers can be accessed and read or written to in HIBERNATE. The AFE is not powered up and the FFG1040 processor is not clocking. During this mode internal state is retained for memory and registers.

#### Shutdown Power Mode (SHUTDOWN)

IS DEVICE IS NOT REASENTING

In SHUTDOWN, the FFG1040 is off. No fuel gauging or monitoring is taking place and no registers can be read or written in SHUTDOWN. In SHUTDOWN the internal state of the memory and registers is not maintained. Once in SHUTDOWN, the host can awaken the FFG1040 with an  $1^2$ C read addressing the FFG10<sup>/</sup> device. The FFG1040 does not acknowledge the \_ac but wakes up if V<sub>BAT</sub> is available and transitions to ACTIVE. When this process is complete the FFC '040 interrupts the host processor letting it kn awake and ready to be configure v thing a fg\_rdy\_for\_config\_int bit in th \_SOC\_\_ TE\_RUPTS register. The fuel gauge them in \_rupts t = host. See Figure 3 above for configure up of the second

## **Fuel Gauge SOC Reporting**

#### State-of-Charge (SOC)

There are two types of SOC values reported by the fuel gauge. They are the RSOC and a USOC. The Relative SOC is accurate with respect to the present temperature and load conditions. USOC filters out rapid or unexpected changes in RSOC and adjusts RSOC to make sense to an end user.

#### **Relative SOC (RSOC)**

RSOC takes into account the battery load or charge current and the temperature to calculate the SOC as a function of usable capacity. The FFG1040 tracks recent battery usage to determine availation acity.

100% RSOC is reported 'uri, charge g when the conditions for end of chrege have environment is when Vbat > (full charge or  $r_{1} = r_{1} = r_{1}$ , in), that and that Average are both > ar. charch complete current.

0% RSOC is achee hen is average tattery terminal voltage r, che the sutdown voltage. The impact of the internet istances are also accounted for the internet ition is determined

#### U >r . 7C (USOC)

USC is a filtered, tule basch value. USOC filters RSOC so the results make series to an end user. The USOC reported by the fuel gauge exhibits monotonic behavior during its charge of discharge trajectory as long as the sign of the average current flow remains constant.

For example: with set a charger attached, the reported SOC cannot increase. User SOC rules are configurable. The following are the default set of rules governing USOC reporting:

When no charger is attached the phone status is discharging and the User SOC will never increase.

Abrupt changes in environmental and load conditions will not result in abrupt changes in USOC. USOC outputs cannot change more than the values programmed in the FG\_USOC\_CHG\_SLEW\_LIMIT and FG\_USOC\_DISCHG\_SLEW\_LIMIT.

- 100% USOC is reported as a scaled value of RSOC where the upper bound is defined as 100% RSOC - FG\_SOC\_FS\_DELTA. For example if FG\_SOC\_FS\_DELTA=2% then the USOC=100% when RSOC >=98%.
- 2. When a charger is removed USOC will decrease proportionally to the load even if the RSOC level exceeds the USOC 100% threshold.
- 3. 0% USOC is the lower bound and is defined by the same rules as 0% RSOC.

#### Description of Status, Alarms and Interrupts

The following status bits and alarms appear in the FG\_STATUS register and provide the host system with status of the battery management system.

#### **Charger Present Status**

Reports the charger attach status as provided by the system driver via the runtime input.

#### **Discharging Status**

If the battery is discharging the discharging bit is set.

#### Low Voltage Alarm

The FFG1040 has a low voltage alarm which uses the FG\_LOW\_VOLTAGE\_SET register. This alarm is set when the average measured battery terminal voltage (FG\_AVG\_VOLTAGE) falls below the threshold set. The alarm is cleared when the battery terminal voltage rises above the value in the FG LOW VOLTAGE CLEAR register.

This alarm generates an interrupt and sets the fg\_uv\_int bit in the SOC INTERRUPTS register.

#### Temperature Out of Range Alarms

The fuel gauge notifies the system if the temperexceeds the battery over-temperature or undertemperature user-defined thresholds set i. the FG BATTERY TEMP MAX nd ⁺≏rs. FG BATTERY TEMP MIN ÷ FG TEMPERATURE registe p. ridu an instantaneous value of the temp ature a deutimined

by the source (external <sup>+</sup> sto. on die empera ure, or host input) as speci' d in the F\_\_\_\_NFIG register and is used to trigger to alarn. This alarn, generates an interrupt an sets the ot c or fg\_vt\_inc alarm in the SOC 'N1 PC 3 register depending on the cause of the alarm.

#### 7.10と C. 'arm

The Zero BOC alarm indicates that the battery has reatined inconsolution reating a discharge. The alarm can be trivitiered by either the RSOC or USOC value. Setting a bit in the FG\_CONFIG register chooses the reference SOC value This alarm generates an interrupt and sets the 1g\_soc\_zero\_int bit in the SOC\_INTERRUPTS i egister.

#### Low SOC Alarm

The Low SOC alarm indicates that the battery has reached the Low SOC threshold during discharge. This alarm can be triggered by either the RSOC or USOC value. The reference SOC value is chosen by setting a bit in the FG CONFG register. This threshold is defined by the FG\_LOW\_SOC\_THRESH register. The alarm generates an interrupt and sets the fg\_soc\_ltset\_int bit in the SOC INTERRUPTS register. During charge when the SOC level exceeds the FG LOW SOC THRESH level the fg\_soc\_ltclr bit in the SOC\_INTERRUPTS register is set and a second interrupt is generated to inform the host that the low SOC state no longer exists.

#### High SOC Alarm

The High SOC alarm is set when the SOC has risen to or above the High SOC Threshold level in the FG HIGH SOC THRESH register. It is cleared when the SOC has fallen 1% or more below the High SOC Threshold level. The SOC compared to the threshold can be the USOC or RSOC as determined by a bit in the FG CONFIG register. Entry into this alarm condition will set the fg\_high\_soc\_int bit in the SOC\_INTERRUPTS register.

#### Almost Full Alarm

The Almost Full Alarm is set wher ... OC approaches the full condition. This is prov. Id to i b the system know when the full condition is bong ap bached, this alarm is reported when the average of the is above the FG\_FULL\_VULTACE a. V on the concent and average current are positive but low le charge termination current con. ured FL\_CHG\_COMPLETE plus some ma in.

#### The K Aiur M Liv –

is a rm is st and the gauge fur, tubu stop, eo when an of e following exceed (our specified bounds: FG\_ OLTAGE, FO\_AVG\_VCLIAGE, FC\_CURRENT, FG\_AVG\_CURPENT, FG\_TEMPERATURE, G\_DIE\_TEMPERATURE

FC\_FULL\_CHARGE\_CAPA ....Y\_NOM,

FC\_FULL\_CHARGE\_CAPACITY, and FG\_R0\_NOM

Entry into this a arm condition will set the fa innit check in: bit in the SOC INTERRUPTS register and he reason for the alarm is stored in FG\_SW\_EFR\_CODE. The gauge function is stopped and the FFG1040 transitions into the HIBERNATE power state when this alarm is asserted.

#### Battery Present Alarm

The Battery Present Alarm reports the state of battery presence as provided by the system driver via the runtime input.

#### **Fuel Gauging Status**

The Device Status bits indicate if the algorithm is in the Device Active (11), Device Resting (10) or the Device Off (01) state. The fuel gauge activity status is determined by the values set in the FG REST TIME, FG REST CURRENT, FG OFF CURRENT and registers. Figure 4 describes how the fuel gauge transitions between each of these states. (Note the device must be ACTIVE Power Mode and Gauging must be enabled before the algorithm can be started and thus enter into any of these states). When the FFG1040 enters the Device Resting and Device Off states the data acquisition rate of the gauge and the SOC calculations are slowed to a lower rate.

#### Watch Dog Timer (WDT)

Internal to the FFG1040 there is a watch dog timer that tracks the progress of system and the fuel gauging engine. If this progress is interrupted for any reason, causing the internal the WDT to expire the fg\_wdt\_int bit will be set in the SOC\_INTERRUPTS register.



#### **Interrupt Operation**

The INT\_N pin is an active LOW-asserte pren rain output that requires an external pull-up res to. ч. The FFG1040 uses this pin to sign and ten of to me processor or any external device nen an ver. occurs For example: immediately for c ecting low battery voltage, the FFG1040 w les the co. In using hit in the SOC\_INTERRUPTS relater and asserts the INN\_N pin by pulling it LC' ... ie C IN ERRUPTS register bit remains HIGH intil " ho. scessor writes a 1 to the corresponing of in he SOC INTERRUPT CLRS register The FROM uses a write 1 to clear schemer. rup, al eage-triggered events. The interrupt c but IN N, lice asserted, is held LOW until all the into upts are serviced and cleared by the external SCL line. All interrupts are by defaur enabled. Each interrupt has a corresponding mask bit and clear bit in SOC\_INTERR'JFT\_MASKS the and SOC\_INTERRUPT\_CLRS registers. The host system may disable individual interrupts by writing the corresponding mask bit for each interrupt in the SOC INTERRUPT MASKS register.

In all, there are 16 interrupts with mask and clear bits.

#### Interrupt Bits

The following interrupt bits are contained in the SOC\_INTERRUPTS register and reported to the host.

- Bit 0 fg\_ot\_int Over-Temperature Interrupt
- Bit 1 fg\_pack\_commerr\_int Pack Comm Error Interrupt
- Bit 2 fg\_uv\_int Under-Voltage Interrupt
- Bit 3 fg\_high\_soc\_int High SOC
- Bit 4 fg\_ut\_int Under-Temperature Interrupt
- Bit 5 fg\_heartbeat Heart Beat Interrupt
- Bit 6 fg\_limit\_check Limit Check Interrupt
- Bit 8 fg\_soc\_ltset\_int Low T, shold & Interrupt
- Bit 9 fg soc Itclr int ... w Three Id C' ar Interrupt
- Bit 10 fg\_soc\_act<sup>\*</sup> e\_i, \_\_\_\_\_\_ stive Inte\_ upt
- Bit 12 i, wdi it W in Dog Timer inforrupt
- Bit fa\_ ms. \_\_\_\_\_ I<sup>2</sup>C Vester interrupt

FORINF

- 14 fg\_a. st\_fu!!\_ii t Almost Fuininterrupt
- Bit \_\_pack\_vcltage\_int Pa k Voltage Interrupt
- Each interrut bit has a to responding mask bit and lear bit in the SCC\_INTERPUPT\_MASKS and SCC\_INTERRUPT\_CLRS registers respectively.

#### **Fuel Gauge Configurations and Features**

#### Save and Restore Feature

The FFG1040 has a feature which improves fuelgauging startup performance immediately after removing and reinserting the same battery. This feature is called the .save and restore" feature and allows the fuel gauge to resume gauging from where it left off prior to battery removal, provided the same battery is reinserted. If the system designer chooses to use this feature, the host processor saves off the values in the Save and Restore registers, 0x65-0x71 at some interval. The recommended interval is once per 1% change in SOC state or once every 10 minutes when the gauge is in the Active Device state and once per hour when the gauge is in the Resting device state. After each and every fuel gauge reset the driver configures the fuel gauge by writing the recently stored values from system memory back into the fuel gauge Save and Restore registers. When started, the fuel gauge algorithm determines if the newly inserted battery is the same battery that was most recently gauged. If so it uses the restored values allowing the fuel gauge to benefit from past learning to more accurately report the RSOC of the reinserted battery. For systems with a captive battery, the learned battery parameters can be restored setting a bit in the FG\_CONFIG register before stating the gauge.

#### Temperature Sensing and Report

The FFG1040 has three possible methods problem temperature information used by the fuel augino algorithm. The first method is to neasur an external thermistor using the onlyard ADC and lie **TBAT** pin. The FFG1040 supplies conjecting an external thermistor and couldes the arropriate that voltage, V<sub>TBIAS</sub>, from the **TP'** pill one thermistor network. The second method is the nucl gauge's internal temperature ensight pability in both of these cases, the system of read the measured temperature from the FG\_1 MPL RATURE register. The third method is for lie system to provide a temperature reading to the fuel loage by writing to the fuel gauge FG\_BATTER'\_TEMP\_RUNT!ME\_INPOT register.

By default, the FFG1040 measures the internal temperature using its onboard temperature sensor. It measures and reports this value once every 10 seconds in the "Device Active" state and once every 20 seconds in the "Device Resting" state and uses this value as an input to the fuel gauge algorithm. For batteries or systems with a thermistor available, the FFG1040 can measure temperature using the thermistor as requested by setting the appropriate bit in the FG\_CONFIG register. Additionally, the thermistor Beta value must be set in the FG\_BATTERY\_THERM\_TEMPCO register, to configure temperature calculation.

#### **Relay Master**

In this mode the system level host, which controls the FFG1040, can use a series of register to "relay" l<sup>2</sup>C read and write commands to the relay master port. This port contains its own Relay Master Serial Clock (**RMSCL**), and Relay Master Serial Data (**RMSDA**). The system host sends and receives data from a downstream slave(s) connected to these two pins.

The relay master relies on the I2C\_MSTR\_ set of registers. These registers are a subset of the registers included in the FFG1040. The registers use the last seven addresses of the register space (0xF9-0xFF).

#### **Autonomous Master**

In this mode, the FFG1° J, utilize its in small finnware and controls the FFC 10<sup>F</sup> J, one, the hattery cell voltage and pack the une T is is done to reduce the system that invite the charging process. The FFC 10 V, accupt as configuration inputs a pack and rolling a pack polling rate voltage, a slow poll reline value of a pack polling rate voltage, a slow poll reline value of a maximum battery temperature. Once given a start signar, the FFG1040 I<sup>2</sup>C master papability is used to trigger measurements by the FFC3 05 to react the voltage and temperature and room them in output registers. If the voltage is below the polling rate voltage then the next reading will occur after the slow interval, otherwise it will occur after the fast interval.

Poliing vill continue until either;

- b) The battery temperature exceeds the maximum temperature
- c) The battery voltage exceeds the alarm voltage
- d) A communication error occurs on the I<sup>2</sup>C interface between the FFG1040 and the FFG3105
- e) The FFG3105 does not respond with a valid temperature/voltage within 100 ms of the measurement trigger.

While polling is active the host cannot trigger  $I^2C$  relay master transactions. Host writes to the  $I^2C$  master register space will corrupt on-going transactions. A status bit is set to indicate to the host that automatic polling is in progress and  $I^2C$  Master functionality is not currently available.

Upon termination of polling, an interrupt is set to indicate polling ceased due to a voltage or temperature alarm, and a second interrupt is set to indicate polling ceased due to a communication error or FFG3105 timeout.

## I<sup>2</sup>C Interface

The FFG1040's serial interface is compatible with Standard and Fast  $I^2C$  bus specifications. The FFG1040's **SCL** line is an input and its SDA line is a bidirectional open-drain output; it can only pull down the bus when active. The **SDA** line only pulls LOW during data reads and when signaling ACK. All data is shifted in MSB (bit 7) first.

The FFG1040UC003X uses power from the VBAT node to power itself. When the battery is removed and the VBAT node is pulled low, the fuel gauge will hold **SDA**, **SCL** and **INT\_N** low. Thus if the mobile device is expected to operate from a charger even if the battery is removed, it is recommended to connect the **SDA** and **SCL** to a separate I2C bus and the **INT\_N** pin to its own GPI on the system processor. Please contact your Fairchild representative for questions pertaining to operation without a battery.

#### **Slave Address**

The FFG1040 slave address in hex notation is 0x70 = 01110000; where the device is addressed assuming a 0 LSB. This is the 7-bit slave address followed by the read/write bit. To read from the device use 01110001, and to initiate a write, use 01110000

#### Table 1. I<sup>2</sup>C Slave Address Byte

| Bit       | 7     | 6     | 5   | 4   | 3    | 2    |             |
|-----------|-------|-------|-----|-----|------|------|-------------|
| Value     | 0     | 1     | 1   | 1   | 0    |      | 0 R/Vv      |
| Other sla | ive a | ddres | ses | can | be i | ccom | n date upon |

request. Contact your Fair ret sentat e.

#### Bus Timing

As shown in Figure 5, da is privinally transferred when SCL is LOW. of locked in on the rising edge of SCL. Type Ily, data to nistions at or shortly affec the falling the SC allow and the time for the data to up be reconnect SC rising edge.



Figure 5. Data Transfer Timing

Each bus transaction begins and ends with **SDA** and **SCL** HIGH. A transaction begins with a START condition, which is defined as **SDA** transitioning from 1 to 0 with **SCL** HIGH.



A transaction ends with a STOP condition, which is defined as **SDA** transitioning from 0 to 1 with **SCL** HIGH.





During a read from the FFG104° and haster issues a Repeated Start after sending to regist address and before resending the slave under. The speated Start is a 1-to-0 transition or DA while the HIGH.



The FFC1040 contains on inactivity inter that monitors the slave interface, in the time between  $I^2C$  writes to the device exceeds the value set in the FG\_INACTIVITY\_RECET\_TIME the part will put itself into the SHUTDCWH state. This feature acts like a "keep alive" where the host system must do a write to the FFG1040 to prevent it from going into shutdown. Setting a bit in the FG\_CONFIG register enables this feature.

A write to any register in the address range 0x40 to 0xFF is sufficient to reset the timer. It,s suggested that the FG\_RUNTIME\_INPUT\_CONFIG or FG\_RUNTIME\_TEMPERATURE registers be used as the registers to be written by the host as these are normally run-time written registers. Reads from any register or writes to any registers outside of the address range 0x40 to 0xFF will not cause the timer to be reset, so they do not count as I<sup>2</sup>C activity for this feature.

#### I<sup>2</sup>C Master

The FFG1040 contains firmware that allows the device to use the RMSCL and RMSDA pins to communicate with external  $I^2C$  slaves. This interface is mastered by the FFG1040 in two different ways. The first, a more general use is as a "Relay Master". The second, the FFG3105 specific mode is as an "Autonomous Master". The external system host can enable the FFG1040 to use either of these modes and can control which mode the FFG1040 is in.

Refer to the FFG1040 Users Reference Manual for a detailed description of this functionality.



## **Register Information**

The Fuel Gauge has registers that are used to configure it and provide information to an external host. These registers are accessible to the host through the  $I^2C$  slave controller and defined below. Any registers or bit fields marked as RESERVED or reserved should be left at their default values and not modified.

| Table 2. Registe | er Map |
|------------------|--------|
|------------------|--------|

| Name   | Address              | Туре       | Description  |
|--|----------------------|------------|--|
| System on Chip (SoC) Registers                 |                      |            |  |
| SOC_MODE                                       | 0x00                 | R/W        | SoC Mode for power mode control                                  |
| SOC_STATUS                                     | 0x01                 | RO         | SoC Status   |
| SOC_INTERRUPTS                                 | 0x0A                 | RO         | Interrupt Status   |
| SOC_INTERRUPT_MASKS                            | 0x0B                 | R/W        | Interrupt Mask   |
| SOC_INTERRUPT_CLRS                             | 0x0C                 | R/W/S<br>C | Interrupt Cler   |
| SOC_PART_ID                                    | 0x0F                 | RO         | Part ID  |
| AFE_OSC_TRIM                                   | 0x2C                 | R/W        | AFE Cu figu. Vior  |
| Fuel Gauge System Related Driver Configuration | ion Registers        |            |  |
| FG_CONFIG                                      | 0x40                 | - w        | Cor. Jon Option3   |
| FG_RSENSE_RESISTANCE                           | 0x4?                 | ∕Vv        | nse Resistor Value in Olims                                      |
| FG_FULL_VOLTAGE                                | 43                   | R⁄ ′       | Full QCV Voltage L =:: €'  |
| FG_VOLTAGE_SHUTDOWN                            | 0x                   | J/W        | Systein Shutdo vn. Voltage                                       |
| FG_BATTERY_THERM_TEMPCO_LSW/                   | `x46-0λ <sup>-</sup> | R/.1       | Thermistor Temperature Coefficient                               |
| FG_VOFFSET_CORRECTION_LSW#**?W                 | 8-0x49               | RW         | AFE Voltage Conection Factor                                     |
| FG_IOFFSET_CORRECTION_L: V/MSV                 | 0x4A-0x4E            | R/W        | AFE Current Cifset Correction Factor                             |
| FG_PACK_ALARM_VOL                              | Ux.1C                | R/W        | Pack Araim Voltage (mV)  |
| FG_PACK_POLLRATE_ OLTATE                       | 0x4L)                | R/V        | Voltage threshold for determining pack poll rate (mV)            |
| FG_RSERIES AD I TOWN                           | ี่ เ′x4Ξ-0x4F        | R/W        | Rsense Adjustment Factor   |
| FG_REST_ URRENT                                | 0x50                 | R/W        | Rest Current Threshold (mA)                                      |
| F_REL TI E                                     | 0,:51                | R/W        | Min. duration to be considered at rest (s)                       |
| FG OFF URRENT                                  | 0x52                 | R/W        | Current threshold used to determine if the load is inactive (mA) |
| FG_USOC_CHG_GLEW_11/1/17                       | 0x53                 | R/W        | USOC Slew Rate Limit during Charge                               |
| FG_USCC_DISCHG_SLEW_LIWIT                      | 0x54                 | R/W        | USOC Slew Rate Limit during Discharge                            |
| FG_USOC_FS_DELTA                               | 0x55                 | R/W        | Full Scale Delta for 100% USOC Calc (%)                          |
| FG_USOC_0ERR_PT                                | 0x56                 | R/W        | Set point for discharge scaling from full charge (%)             |

Continued on the following page ...

| Name                                      | Address | Туре                        | Description   |
|---|---------|-----------------------------|---|
| Fuel Gauge Alarm Configuration Registers  |         | •                           |   |
| FG_LOW_VOLTAGE_SET                        | 0x57    | R/W                         | Low Voltage Alarm Set Threshold (mV)                              |
| FG_LOW_VOLTAGE_CLEAR                      | 0x58    | R/W                         | Low Voltage Alarm Clear Threshold (mV)                            |
| FG_HIGH_SOC_THRESH                        | 0x59    | R/W                         | High SOC Alarm Threshold (%)                                      |
| FG_BATTERY_TEMP_MAX                       | 0x5A    | R/W                         | Max. Temperature Alarm Level (0.1°C)                              |
| FG_BATTERY_TEMP_MIN                       | 0x5B    | R/W                         | Min. Temperature Alarm Level (0.1°C)                              |
| FG_LOW_SOC_THRESH                         | 0x5C    | R/W                         | Threshold for Low SOC Alarm (%)                                   |
| Fuel Gauge Run Time Input Registers       |         |                             | L   |
| FG_RUNTIME_INPUT_CONFIG                   | 0x5D    | R/W                         | Run Time Configuration Options                                    |
| FG_BATTERY_TEMP_RUNTIME_INPUT             | 0x5E    | R/W                         | Run Time Temper are Va Input (0.1°C)                              |
| Fuel Gauge Output Registers               |         |                             |   |
| FG_STATUS                                 | 0x5F    | R/W <sup>(18)</sup>         | Output Si, is 2 , Alai,s  |
| FG_CURRENT                                | 0x60    | R/W <sup>(18)</sup>         | Instan, eo, Batt, Current (mA)                                    |
| FG_VOLTAGE                                | 0x61    | R/W <sup>(18)</sup>         | h tantar, us attery /citage (mV)                                  |
| FG_TEMPERATURE                            | 0x62    |                             | Ins. ter Jus Temperature (0.1°C)                                  |
| FG_FULL_CHARGE_CAPACITY                   | 0xF3    | Γ. V'                       | Il-charge Capacity at Current                                     |
| FG_FIRMWARE_REV                           | L `4    | , W <sup>3)</sup>           | Firmware Revision   |
| FG_CC                                     | 0x7     | R/W <sup>(18)</sup>         | Coulomb count output  |
| FG_DIE_TEMPERATURE                        | 0xDB    | R. WVILE                    | Die Temperature   |
| FG_SW_ERR_CODE                            | JxF1    | P./W <sup>(18)</sup>        | Software Error Codes for diagnostics                              |
| Fuel Gauge Save and Restore I gisters     |         | 7                           | NF  |
| FG_AVG_CURRENT                            | 0x65    | <b>F</b> .W <sup>(19)</sup> | Average Battery Current (mA)                                      |
| FG_AVG_VOLTAGE                            | 0.66    | R/W <sup>(19</sup> )        | Average Battery Voltage (mV)                                      |
| FG_RSOC                                   | ेx67    | R.W <sup>(19)</sup>         | Relative State-of-Charge (%)                                      |
| FG_USOL                                   | 0x68    | R/W <sup>(19)</sup>         | User State-of-Charge (%)  |
| FFUL CH RGE_CAFACHY_NOM                   | 0x6A    | R/W <sup>(19)</sup>         | Measured Full Charge Capacity at 25°C (mAh)                       |
| FG YC' COUNT                              | 0x6B    | R/W <sup>(19)</sup>         | Battery Cycle Counter   |
| FG_L_NOM                                  | 0x6C    | R/W <sup>(19)</sup>         | Measured Battery Resistance at 25°C                               |
| Fuel Gauge Driver Configured A'gorithm In | puts    | •                           |   |
|   | 0x72    | R/W                         | Nominal battery resistance seed value for algorithm (m $\Omega$ ) |
| FG_QCAPACITY_DESIGN                       | 0x73    | R/W                         | Nominal battery capacity per manufacturer (mAh)                   |
| FG_ICHG_COMPLETE                          | 0x74    | R/W                         | Charge Current Complete (mA)                                      |
| FG_AUTO_SD_VOLTAGE                        | 0xCD    | R/W                         | Auto Shutdown Voltage Threshold (mV)                              |
| FG_CAPEST_STARTING_RATIO                  | 0xD0    | R/W                         | Scaling Ratio for Design Capacity                                 |
| FG_RSOC_SD_CAP                            | 0xE3    | R/W                         | Max. RSOC Relaxation at Shutdown                                  |

Continued on the following page...

| Name                                   | Address  | Туре                | Description   |
|--|--|---------------------|---|
| Fuel Gauge Driver Configured Algorithm | n Inputs (Continued)   |                     | 1   |
| To be supplied by Fairchild            | 0x75-0xCC,<br>0xCE-0xCF,<br>0xD1-0xDA,<br>0xDC-0xE2<br>0xE4-0xF0<br>0xF2-0xF5, | R/w                 | Algorithm configuration parameters supplied by Fairchild for driver.                  |
| FG_I2C_INACTIVE_RESET_TIME             | 0xF6   | R/W                 | Time between I <sup>2</sup> C writes to device before inactivity reset if enabled (s) |
| FG_TYPICAL_LOAD                        | 0xF8   | R/W                 | Load used for RSOC during Charging (mA)   |
| I2C_MSTR_CONTROL                       | 0xF9   | R/W                 | I2C Relay Master Untro.   |
| I2C_MSTR_CONFIG                        | 0xFA   | R/W                 | I2C Relay M ler C hfigura on  |
| I2C_MSTR_STATUS                        | 0xFB   | R/W <sup>(18)</sup> | I2C Rel¿ Vas" sta   |
| I2C_MSTR_DATA0                         | 0xFC   | R/W                 | I2C i 'ay ster ta Byte )  |
| I2C_MSTR_DATA1                         | 0xFD   | R/W/                | CRei Ma Jer Dat i Byic 1  |
| I2C_MSTR_DATA2                         | 0xFE   | R/M                 | Iz Rel Master Data Byte 2   |
| I2C_MSTR_DATA3                         | 0xFF   | ~                   | ?C Relay Master Data Byte 3   |
| Notes:                                 |  |                     |   |

Notes:

18. Device output register. Writes to this register htere effect incernal operation and values will be over-written by the device normal operation.

19. Save and restore input/output register. Values hould viv be written to these registers before gauging is started. After the gauge has been started write. The inster have no officer on internal operation, but values will be over-written by the device norm or rat. 1.

#### Table 3. Register Tyr Des ription

| Mnemonic | Тур                    | Description  |
|----------|------------------------|--|
| RC       | Kead Only              | These registers are read only. Their values are updated only by internal hardware            |
| , V      | Read/Write             | These registers can be written or read   |
| , W.     | F.eac/Write/Salf Cicar | These register bits self clear to a 1 <sup>°</sup> b0 after being written 1 <sup>°</sup> b1. |
| RCF      | Read                   | These registers should only be read. Attempting a write may cause unpredictable behavior     |
| OFV. P   | RE                     |  |
| SVISE    |                        |  |
|          |                        |  |

#### **Detailed Interrupt and Alarm Register Definitions**

Detailed bit descriptions for select registers are included in this section. For a complete description of all register bit mappings, refer to the FFG1040 Users Reference Manual.

#### Interrupt Requests (SOC\_INTERRUPTS)

#### Table 4. SoC Interrupts Register

|                 | SOC_INTERRUPTS (0x0A)   |                        |                      |            |                           | Da                | taType = 16                      | bit                                     |
|-----------------|-------------------------|------------------------|----------------------|------------|---------------------------|-------------------|----------------------------------|---|
| Bit<br>Location | 15                      | 14                     | 13                   | 12         | 11                        | 10                | 9                                | 8                                       |
| Parameter       | fg_pack_<br>voltage_int | fg_almost<br>_full_int | fg_i2cmstr<br>_int   | fg_wdt_int | fg_rdy_for<br>_config_int | fg_<br>active_int | fg_soc_ltclr<br>_int             | fg_soc_<br>ltset_in                     |
| Default         | 0                       | 0                      | 0                    | 0          | 0                         | 0                 |                                  | 0                                       |
| Туре            | RO                      | RO                     | RO                   | RO         | RO                        | R                 | RO                               | RC                                      |
| SOC_INTER       | RUPTS (0x0A)            |                        |                      |            |                           |                   |                                  | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ |
| Bit<br>Location | 7                       | 6                      | 5                    | 4          | 3                         |                   |                                  | 0                                       |
| Parameter       | fg_soc_zero_int         | fg_limit_<br>check_int | fg_<br>heartbeat_int | fg_ut_ ⁺   | his<br>s _in.             | g_uv_int          | F <u>j_</u> pack_<br>commerr_int | fg_ot_ir                                |
| Default         | 0                       | 0                      | 0                    |            |                           |                   | 0                                | 0                                       |
| Туре            | RO                      | RO                     | RC                   | RC         | RO                        | RO                | RO                               | RO                                      |
|                 |                         |                        |                      | MME        | 10UK                      | FOR               |                                  |   |
| SDE             |                         | NOT                    | RECOR                | NME        | VOUR<br>VOR IN            | FOR               |                                  |   |

| Bit(s) | Name                | Description  |
|--------|---------------------|--|
| 0      | fg_ot_int           | Fuel Gauge Over-Temperature (OT) Interrupt<br>0 = cleared, 1 = Set when battery pack is over-temperature   |
| 1      | fg_pack_commerr_int | Fuel Gauge Pack Communications Error Interrupt<br>0 – cleared, 1 – Set when I2C error using internal master  |
| 2      | fg_uv_int           | Fuel Gauge Under-Voltage (UV) Interrupt<br>0 = cleared, 1 = set when battery pack experiences under-voltage  |
| 3      | fg_high_soc_int     | Fuel Gauge High SOC Interrupt<br>0 = cleared, 1 = set when SOC meets or exceeds the alarm threshold  |
| 4      | fg_ut_int           | Fuel Gauge Under-Temperature (UT) Interrupt<br>0 – cleared, 1 = Set when battery pack is under-temperature<br>Description: This bit is set when an Under-Temperature Alar is declared. |
| 5      | fg_heartbeat_int    | Fuel Gauge Heart Beat Interrupt<br>0 = cleared, 1 = set by fuel gauge firmware   |
| 6      | fg_limit_check_int  | Fuel Gauge Limit Check Interrupt<br>0 = cleared, 1 = set when limit chc k thre. old  |
| 7      | fg_soc_zero_int     | Fuel Gauge Zero SOC Interrup<br>0 = cleared, 1 = set by $v = 7$ Ze, SO, in is declared   |
| 8      | fg_soc_ltset_int    | Fuel Gauge SOC to This hold. Interrupt<br>0 = cleared, 1 set which Scharbert or fallen below the FG low State-Of-<br>Charge threand  |
| 9      | fg_soc_ltclr_int    | Fuel Gau, SOC , v Threshold Gigar Interrupt<br>0 =, = set when SOC rises back above the i-G Low State-Of-<br>Chai ≥ trin, Id   |
| 10     | fg_active_int       | FL GE ge Active Interrupt<br>0 = cleared, 1 Set when fuel gauge is active.   |
| 11     | fg_rdy_f_config_nt  | ruel Cauge Ready for Configuration<br>0 - ગાન્શવરી, 1 - se' when fuel gauge ready for configuration  |
| 12     | ıy_ 'dt_int         | Fuel Gauge Watch Dog Timer Interrupt<br>0 = cleared, 1 = set when fuel gauge WDT has expired   |
| 13     | fg_i2crostr_int     | Fuel Gauce !2C Master Interrupt<br>0 = cleared. 1 = set when I2C master transaction completed  |
|        | fg_aimost_full_int  | Fiel Cauge Almost Full Interrupt<br>10 = cleared, 1 = set when SOC Almost Full   |
| 15     | fg_pack_voltage_int | Fuel Gauge Pack Voltage Interrupt<br>0 = cleared, 1 = set when pack voltage exceeds threshold  |

# FFG1040UC003X — Single-Cell Fuel Gauge

# Interrupt Masks (SOC\_INTERRUPT\_MASKS)

| Table 5. SoC Interrupt Masks Register |                            |                         |                       |                 |                            |                    |                       |                       |
|---------------------------------------|----------------------------|-------------------------|-----------------------|-----------------|----------------------------|--------------------|-----------------------|-----------------------|
|                                       | SOC_INTERRUPT_MASKS (0x0B) |                         |                       |                 |                            |                    |                       | bit                   |
| Bit<br>Location                       | 15                         | 14                      | 13                    | 12              | 11                         | 10                 | 9                     | 8                     |
| Parameter                             | fg_pack_<br>voltage_intm   | fg_almost<br>_full_intm | fg_i2cmstr<br>_intm   | fg_wdt<br>_intm | fg_rdy_for<br>_config_intm | fg_active<br>_intm | fg_soc_ltclr<br>_intm | fg_soc_<br>Itset_intm |
| Default                               | 0                          | 0                       | 0                     | 0               | 0                          | 0                  | 0                     | 0                     |
| Туре                                  | R/W                        | R/W                     | R/W                   | R/W             | R/W                        | R/W                | R/W                   | R/W                   |
| SOC_INTE                              | RRUPT_MAS                  | KS (0x0B)               |                       |                 |                            |                    |                       |                       |
| Bit<br>Location                       | 7                          | 6                       | 5                     | 4               | 3                          | 2                  |                       | 0                     |
| Parameter                             | fg_soc_zero<br>_intm       | fg_limit<br>_check_intm | fg_<br>heartbeat_intm | fg_ut_intm      | fg_high<br>_soc_intr       | uv ; .n            | culler_intin          | fg_ot<br>_intm        |
| Default                               | 0                          | 0                       | 0                     | 0               | 2                          |                    | C                     | 0                     |
| Туре                                  | R/W                        | R/W                     | R/W                   | R/W             | R,                         | R/W                | P./W                  | R/W                   |
|                                       |                            |                         | _                     |                 |                            | 2                  |                       |                       |

|   | Bit(s) | Name                   | L cription   |
|---|--------|------------------------|--|
|   | 0      | fg_ot_intm             | Fuel Gaug or-Tem, ratule (OT) Interrupt Mark<br>0 = interrupt enal ed, 1 = interrupt masked                    |
|   | 1      | fg_pack_commerr_intm   | F Caue Pack Communications Error Interrupt Mask<br>0 = רוב. nabled. ל = interrupt masked                       |
|   | 2      | fg_uv_intm             | <ul> <li>el uge Under Voltage (UT) Interrupt Mask</li> <li>interrupt en abled, 1 = interrupt masked</li> </ul> |
|   | 3      | fg_higf soc_intm       | uel Gauge High SCC Interrupt Mask<br>0 = interrupt enabled, 1 = interrupt masked                               |
|   | 4      | f~-ut                  | Fuel Gauge Under-Temperature (UT) Interrupt Mask<br>0 = interrupt enabled 1 = interrupt masked                 |
|   |        | frtbeat_inten          | Fuel Gauge Heart Beat Interrupt Mask<br>10 = interrupt er abled, 1 = interrupt masked                          |
|   | ~      | fg_imit_chk_intm       | Fuel Cauge Limit Check Interrupt Mask<br>0 = Interrupt enabled, 1 = interrupt masked                           |
|   | 7      | fg_soc_zero_intm       | Ze.o SOC Interrupt Mask<br>0 = interrupt enabled, 1 = interrupt masked   |
|   | 68     | fg_soc_ltset_intm      | SOC Low Threshold Set Interrupt Mask<br>0 = interrupt enabled, 1 = interrupt masked                            |
| K | 9      | fg_soc_ltclr_intm      | SOC Low Threshold Clear Interrupt Mask<br>0 = interrupt enabled, 1 = interrupt masked                          |
|   | 10     | fg_active_intm         | Fuel Gauge Active Interrupt Mask<br>0 = interrupt enabled, 1 = interrupt masked                                |
|   | 11     | fg_rdy_for_config_intm | Fuel Gauge Ready for Config Interrupt Mask<br>0 = interrupt enabled, 1 = interrupt masked                      |
|   | 12     | fg_wdt_intm            | Fuel Gauge Watch Dog Timer Interrupt Mask<br>0 = interrupt enabled, 1 = interrupt mask                         |
|   | 13     | fg_i2cmstr_intm        | I2C Master Interrupt Mask<br>0 = interrupt enabled, 1 = interrupt masked                                       |
|   | 14     | fg_almost_full_intm    | Fuel Gauge Almost Full Interrupt Mask<br>0 = interrupt enabled, 1 = interrupt masked                           |
|   | 15     | fg_pack_voltage_intm   | Fuel Gauge Pack Voltage Interrupt Mask<br>0 = interrupt enabled, 1 = interrupt masked                          |

|   | FFG1040UC003X — Single- |
|---|-------------------------|
|   | le-Scill                |
| 2 | ll Fuel G               |
|   | l Gauge                 |

#### Interrupt Clears (SOC\_INTERRUPT\_CLRS) Table 6. SoC Interrupt Clears Register

|                 | SOC_  | NTERRU                  | PT_CLRS (0>                       | 0C)                  |                              | Da                    | taType = 1               | 6bit                    |
|-----------------|---|-------------------------|-----------------------------------|----------------------|------------------------------|-----------------------|--------------------------|-------------------------|
| Bit<br>Location | 15  | 14                      | 13                                | 12                   | 11                           | 10                    | 9                        | 8                       |
| Parameter       | fg_pack_<br>voltage_int_clr   | fg_almos<br>full_int_c  |                                   | r fg_wdt_<br>int_clr | fg_rdy_for_<br>onfig_int_clr | fg_active<br>_int_clr | fg_soc_ltclr<br>_int_clr | fg_soc_<br>Itset_int_cl |
| Default         | 0   | 0                       | 0                                 | 0                    | 0                            | 0                     | 0                        | 0                       |
| Туре            | R/W/SC R/W  |                         | R/W/SC                            | R/W/SC               | R/W/SC                       | R/W/SC                | R/W/SC                   | R/W/SC                  |
| SOC_INTE        | ERRUPT_CLRS (0  | x0B)                    |                                   |                      | ·                            |                       |                          |                         |
| Bit<br>Location | 7   | 6                       | 5                                 | 4                    | 3                            | 2                     |                          | 0                       |
| Parameter       | fg_soc_zero<br>_int_clr   | fg_limit_<br>check_int_ |                                   |                      | fg_high_soc<br>_int_clr      | fg_rr<br>iclr         | pack o                   | <b>V</b> - <b>N</b>     |
| Default         | 0   | 0                       | 0                                 | 0                    | 0                            |                       | 0                        | 0                       |
| Туре            | R/W/SC  | R/W/SC                  | R/W/SC                            | R/W/SC               | R/V SC                       | אר 🔨                  | P/W/SC                   | R/W/SC                  |
|                 |   |                         |                                   |                      |                              |                       | <u>NY</u>                |                         |
| Bit(s)          | Name  | 1                       |                                   |                      | D, `cri⊾                     | 1                     |                          |                         |
| 0               | fg_ot_int_c   |                         | el Gauge Ove<br>= no-operation    |                      | (O), erru                    |                       | ⊃່∩[∪] in Fe             | g. CAh                  |
| 1               | fg_pack_commer  |                         | el Gaug   Pacl<br>nr   soper، ما  |                      |                              |                       |                          | g. 0Ah                  |
| 2               | fg_uv_int_clr Fuel ( المن المحرف ا |                         |                                   |                      |                              |                       |                          |                         |
| 3               | fg_high_sor Fuel auge High SOC Interrupt<br>0 = r operation, 1 = self clears  |                         |                                   |                      |                              | orresponding          | g bit [3] in Re          | g. 0Ah                  |
| 4               | Fuel Gauge Under Tomocrature (UT) Interrupt Clear<br>0 = no-operation, 1 = self clears itself and corresponding bit [4] in Reg. 0Ah   |                         |                                   |                      |                              |                       | g. 0Ah                   |                         |
| 5               | fgeartb t_i   |                         | el Gauge Hea<br>= no-operation    |                      |                              | orresponding          | g bit [5] in Re          | g. 0Ah                  |
| 6               | fg_ `mit_check_   |                         | ି: Gauge Lin:<br>: no-operation   |                      |                              | orresponding          | g bit [6] in Re          | g. 0Ah                  |
| 7               | fa_soc_zero_i   |                         | el Cauge Zero                     |                      |                              | orresponding          | g bit [7] in Re          | g. 0Ah                  |
| 8               | fg_soc_ltset_ir   |                         | el Gauge SOC<br>= no-operation    |                      |                              |                       | g bit [8] in Re          | g. 0Ah                  |
| S <sub>9</sub>  | fg_soc_itcr_m   |                         | el Gauge SOC<br>= no-operation    |                      |                              |                       | g bit [9] in Re          | g. 0Ah                  |
| 10              | fg_active_int   |                         | el Gauge Activ<br>= no-operation  |                      |                              | orresponding          | g bit [10] in R          | eg. 0Ah                 |
| 11              | fg_rdy_for_config_clr       Fuel Gauge Ready for Config Interrupt Clear         0 = no-operation, 1 = self clears itself and corresponding bit [11] in Reg. 0Ah   |                         |                                   |                      |                              |                       |                          |                         |
| 12              | fg_wdt_int_   |                         | el Gauge Wate<br>= no-operation   |                      |                              |                       | g bit [12] in R          | eg. 0Ah                 |
| 13              | fg_i2cmstr_   |                         | C Master Interr<br>= no-operation |                      | ars itself and co            | orresponding          | g bit [13] in R          | eg. 0Ah                 |
| 14              | fg_almost_full_   |                         | el Gauge Soft<br>= no-operation   |                      |                              | orresponding          | g bit [14] in R          | eg. 0Ah                 |
| 15              | fg_pack_voltage   |                         | el Gauge Pacl<br>= no-operation   |                      |                              | orresponding          | g bit [15] in R          | eg. 0Ah                 |

www.fairchildsemi.com

|   | FG_HI | GH_SOC_1 | THRESH (0  | x59)               |                       | DataType | = Short (u  | unsigne  |
|---|-------|----------|------------|--------------------|-----------------------|----------|-------------|----------|
| Bit Location  | 15    | 14       | 13         | 12                 | 11                    | 10       | 9           | 8        |
| Parameter   |       |          |            | fg_high_soc        | _thresh[15:8          | 3]       |             | -        |
| Driver Default  |       |          |            | 0x                 | 00                    |          |             |          |
| Туре  |       |          |            | R/                 | W                     |          |             |          |
|   | FG_HI | GH_SOC_T | THRESH (0) | <b>(59)</b>        |                       |          | Units = %   |          |
| Bit Location  | 7     | 6        | 5          | 4                  | 3                     | 2        | 1           | 0        |
| Parameter   |       |          |            | fg_high_soc        | _thresh[7:0]          |          |             | 20       |
| Driver Default  |       |          |            | 0x                 | 5A -                  |          |             | 0r       |
| Туре  |       |          |            | R/                 | W                     |          | -N          |          |
| Battery Tem   |       |          |            |                    |                       |          | -11AX)      | 40       |
| Table 8. FG B   |       | TTERY_TE |            |                    | mum Reg               |          | = Short (ı  | unsigne  |
| Bit Location  | 15    | T        | <u>'3</u>  | 12                 | 1                     | 10       | 9           | 8        |
| Parameter   |       |          |            | fg_battery_ter     | mp_max[15.            | 6]       |             |          |
| Driver Default  |       |          | <u>, C</u> | Ox                 | 02                    |          |             |          |
| Driver Delault  |       |          |            |                    |                       |          |             |          |
| Туре  |       |          | Kr         | F                  |                       |          |             |          |
|   | FG AT |          | MP_MAX (0  |                    |                       | U        | nits = 0.1° | С        |
|   | FG AT | ITERY_TE | MP_MAX (0  |                    | 3                     | U<br>2   | nits = 0.1° | <b>c</b> |
| Туре  | rG AT | TN-      |            |                    | 3                     | 2        |             | 1        |
| Туре<br><br>Loc. วก   | FG AT | TN-      |            | <b>x5A)</b><br>4   | 3<br>mp_max[7:0       | 2        |             | 1        |
| Type  |       | TN-      |            | 4<br>fg_battery_te | 3<br>mp_max[7:0       | 2        |             | 1        |
| Type<br>Loc. on<br>rame <sup></sup><br>Drive _Jefaul <sup>*</sup> | 7 C   | TN-      |            | 4<br>fg_battery_te | 3<br>mp_max[7:0<br>26 | 2        |             | 1        |
| Type  | 7 C   | TN-      |            | 4<br>fg_battery_te | 3<br>mp_max[7:0<br>26 | 2        |             | 1        |
| Type  | 7 C   | TN-      |            | 4<br>fg_battery_te | 3<br>mp_max[7:0<br>26 | 2        |             | 1        |
| Type  | 7 C   | TN-      |            | 4<br>fg_battery_te | 3<br>mp_max[7:0<br>26 | 2        |             | 1        |
| Type  | 7 C   | TN-      |            | 4<br>fg_battery_te | 3<br>mp_max[7:0<br>26 | 2        |             | 1        |
| Type  | 7 C   | TN-      |            | 4<br>fg_battery_te | 3<br>mp_max[7:0<br>26 | 2        |             | 1        |
| Type  | 7 C   |          |            | 4<br>fg_battery_te | 3<br>mp_max[7:0<br>26 | 2        |             | 1        |

| Bit Location     15     14     13       Parameter     Triver Default     Triver Default | 12            | 1                   |    |             |           |
|---|---------------|---------------------|----|-------------|-----------|
|   |               | 11                  | 10 | 9           | 8         |
|   | fg_battery_te | mp_min[15:8         | 3] |             |           |
|   | 0x            | 00                  |    |             |           |
| Туре  | R/            | W                   |    |             |           |
| FG_BATTERY_TEMP_MIN (0x   | (5B)          |                     | U  | nits = 0.1° | С         |
| Bit Location 7 6 5  | 4             | 3                   | 2  | 1           | 0         |
| Parameter   | fg_battery_te | mp_min[7:0          |    |             | 20        |
| Driver Default  | 0x            | 00                  |    |             | <u>Ov</u> |
| Туре  | R/            | w                   |    |             | *         |
| Note:<br>22. Driver Default: 0°C.   |               |                     | 2  | 14.         |           |
| Bit Location 15 r '3  | 1 12          |                     | 10 | 9           | 8         |
| Bit Location 15 r 3   |               | 11<br>_thresh[15:8] |    | 9           | 8         |
| Driver Default  |               | 00                  |    |             |           |
| Туре  |               | w                   |    |             |           |
| FC LOW_SOC_THRESI (0x   | 5C)           | <u>.</u>            |    | Units = %   | ,         |
| . Loc. on 7 6 5   | 4             | 3                   | 2  | 1           | 0         |
| rame  | fg_low_soc    | _thresh[7:0]        | -  |             |           |
| Drive Jefaul  | 0x            | 0A                  |    |             |           |
| Type  | R/            | W                   |    | y           |           |
| Note:<br>23 Driver Default: 10%   |               |                     |    | /           | _         |
| LI DIIVEI DEIAUL. 1070  |               |                     |    |             |           |
|   |               |                     |    |             |           |
|   |               |                     |    |             |           |
|   |               |                     |    |             |           |
|   |               |                     |    |             |           |
|   |               |                     |    |             |           |
|   |               |                     |    |             |           |
|   |               |                     |    |             |           |

#### **Run Time Input Registers**

#### **Implementation Overview**

The FFG1040 has been optimized for system side fuel gauging applications internal to mobile phone or tablet. It can be used with both embedded and removable single-cell battery packs. That is the application example shown below. Additionally the fuel gauge can be used internal to a battery pack.

Internal to system the FFG1040 is connected to an Applications Processor that uses embedded firmware to control and access the device via  $I^2C$ . The Applications Processor contains the  $I^2C$  Master that uses read and write transactions to initiate commands and read from

# and write data to the device. The FFG1040 contains an $I^2C$ slave used to respond to these commands and data requests.

Figure 12 below shows the FFG1040 and the external components used to support its connection to the host and to the battery pack. The recommended values for the external components are shown below in Table 11. The recommended value for battery decoupling capacitance is dependent on the system and charger and is not defined below.

#### **Typical Application**



Figure 12. Simplified Schematic

#### Table 11. Recommended External Components

| Component   | Description   | Typical  | Unit |
|---|---|----------|------|
| C <sub>VBAT</sub>   | CVBAT Decoupling Capacitor                          | 100 ±10% | nF   |
| C <sub>VLDO</sub>   | VLDO Compensation Capacitor                         | 100 ±10% | nF   |
| R <sub>SENSE</sub>  | External Sense Resistor between SRP and AGND        | 5 ±1%    | mΩ   |
| R <sub>TBIAS</sub>  | Battery Thermistor Bias Resistance                  | 10 ±1%   | kΩ   |
| R <sub>SDA</sub> , R <sub>SCL</sub> , R <sub>MSDA</sub> ,<br>R <sub>MSCL</sub> , R <sub>INT</sub> | $I^2C$ Pull up Resistor to $V_{PU}(SDA,SCL,INT\_N)$ | 10 ±10%  | kΩ   |



The table below pertains to the packaging information on the following page.

## Package Specific Dimensions

| D (mm) | E (mm) | X (mm) | Y (mm) |
|--------|--------|--------|--------|
| 1.960  | 1.510  | 0.255  | 0.230  |



NOT RECONNENDED FOR MENDESIGN ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC