

MOSFET - N-Channel, POWERTRENCH®

30 V, 12.5 A, 8.2 m Ω

FDS8876, FDS8876-F40

General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low r_{DS(on)} and fast switching speed.

Features

- $r_{DS(on)} = 8.2 \text{ m}\Omega$, $V_{GS} = 10 \text{ V}$, $I_D = 12.5 \text{ A}$
- $r_{DS(on)} = 10.2 \text{ m}\Omega$, $V_{GS} = 4.5 \text{ V}$, $I_D = 11.4 \text{ A}$
- High Performance Trench Technology for Extremely Low r_{DS(on)}
- Low Gate Charge
- High Power and Current Handling Capability
- These Devices are Pb-Free and are RoHS Compliant

Applications

• DC/DC Converters

MOSFET MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Symbol		Parameter	Ratings	Unit
V _{DSS}	Drain to So	ource Voltage	30	V
V_{GSS}	Gate to Sc	ource Voltage	±20	V
I _D	Drain Current	Continuous ($T_A = 25$ °C, $V_{GS} = 10 \text{ V}, R_{\theta JA} = 50$ °C/W)	12.5	Α
	Continuous ($T_A = 25$ °C, $V_{GS} = 4.5 \text{ V}, R_{\theta JA} = 50$ °C/W)		11.4	Α
	Pulsed		91	Α
E _{AS}	Single Pulse Avalanche Energy (Note 1)		105	mJ
P_{D}	Power Dissipation		2.5	W
	Derate above 25°C		20	mW/°C
T _J , T _{STG}	Operating	and Storage Temperature	-55 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1


1. Starting $T_J = 25^{\circ}C$, L = 1 mH, $I_{AS} = 14.5$ A, $V_{DD} = 30$ V, $V_{GS} = 10$ V.


V _{DSS} MAX	r _{DS(on)} MAX	I _D MAX
30 V	8.2 mΩ @ 10 V	12.5 A
	10.2 mΩ @ 4.5 V	



SOIC8 (SO-8) CASE 751EB

MARKING DIAGRAM






FDS8876 = Device Code

A = Assembly Site
L = Wafer Lot Number
YW = Assembly Start Week
\$Y = onsemi Logo

&Z = Assembly Plant Code &2 = 2-Digit Code Format

&K = 2-Digits Lot Run Traceability Code

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information on page 13 of this data sheet.

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{ heta JC}$	Thermal Resistance, Junction-to-Case (Note 2)	25	°C/W
R_{\thetaJA}	Thermal Resistance, Junction-to-Ambient (Note 2a)	50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 2b)	125	°C/W

R_{θJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{θJC} is guaranteed by design while R_{θJA} is determined by the user's board design.

 50°C/W when mounted on a 1in² pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)


Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit	
OFF CHAR	ACTERISTICS						
B _{VDSS}	Drain to Source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0 V	30	_	_	V	
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V			1	μΑ	
		V _{DS} = 24 V, V _{GS} = 0 V, T _J = 150°C	-	_	250	1	
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20 V	-	_	±100	nA	
ON CHARA	CTERISTICS						
V _{GS(TH)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1.2	_	2.5	V	
r _{DS(on)}	Drain to Source On Resistance	I _D = 12.5 A, V _{GS} = 10 V	-	6.8	8.2	mΩ	
		I _D = 11.4 A, V _{GS} = 4.5 V	-	8.3	10.2	1	
		I _D = 12.5 A, V _{GS} = 10 V, T _J = 150°C	-	10.9	14.1	1	
DYNAMIC (CHARACTERISTICS						
C _{ISS}	Input Capacitance	V _{DS} = 15 V, V _{GS} = 0 V, f = 1 MHz	-	1650	-	pF	
Coss	Output Capacitance		_	330	-	pF	
C _{RSS}	Reverse Transfer Capacitance		_	180	-	pF	
R_{G}	Gate Resistance	V _{GS} = 0.5 V, f = 1 MHz	0.6	2.3	4.0	Ω	
Q _{g(TOT)}	Total Gate Charge at 10 V	$V_{GS} = 0 \text{ V to } 10 \text{ V}, V_{DD} = 15 \text{ V},$ $I_D = 12.5 \text{ A}, I_g = 1.0 \text{ mA}$	-	28	36	nC	
Q _{g(5)}	Total Gate Charge at 5 V	$V_{GS} = 0 \text{ V to 5 V,V}_{DD} = 15 \text{ V,}$ $I_D = 12.5 \text{ A, } I_g = 1.0 \text{ mA}$	-	15	20	nC	
Q _{g(TH)}	Threshold Gate Charge	$V_{GS} = 0 \text{ V to 1 V}, V_{DD} = 15 \text{ V},$ $I_D = 12.5 \text{ A}, I_g = 1.0 \text{ mA}$	-	1.5	2.0	nC	
Q_{gs}	Gate to Source Gate Charge	V _{DD} = 15 V, I _D = 12.5 A, I _g = 1.0 mA	-	4.3	-	nC	
Q _{gs2}	Gate Charge Threshold to Plateau		_	2.8	-	nC	
Q _{gd}	Gate to Drain "Miller" Charge		-	5.0	_	nC	
SWITCHING	G CHARACTERISTICS (V _{GS} = 10 V)						
t _{ON}	Turn-On Time	$V_{DD} = 15 \text{ V}, I_D = 12.5 \text{ A}, V_{GS} = 10 \text{ V},$	-	_	63	ns	
t _{d(ON)}	Turn-On Delay Time	$R_{GS} = 10 \Omega$	-	8	-	ns	
t _r	Rise Time		-	34	-	ns	
t _{d(OFF)}	Turn-Off Delay Time		-	53	-	ns	
t _f	Fall Time		-	19	-	ns	
t _{OFF}	Turn-Off Time		_	_	108	ns	
DRAIN-SO	URCE DIODE CHARACTERISTICS AN	D MAXIMUM RATINGS					
V_{SD}	Source to Drain Diode Voltage	I _{SD} = 12.5 A	-	_	1.25	V	
		I _{SD} = 2.1 A	-	_	1.0	V	
t _{rr}	Reverse Recovery Time	I _{SD} = 12.5 A, dI _{SD} /dt = 100 A/μs	-	_	29	ns	
Q _{RR}	Reverse Recovered Charge	I _{SD} = 12.5 A, dI _{SD} /dt = 100 A/μs	-	_	15	nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

b. 125°C/W when mounted on a minimum pad.

TYPICAL CHARACTERISTICS

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$



 $V_{GS} = 10 \text{ V}$ $V_{GS} = 10 \text{ V}$ $V_{GS} = 4.5 \text{ V}$ $V_{GS} = 4.5 \text{ V}$ $V_{GS} = 4.5 \text{ V}$ $V_{GS} = 10 \text{ V}$

Figure 1. Normalized Power Dissipation vs.

Ambient Temperature

Figure 2. Maximum Continuous Drain Current vs.

Ambient Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance





Figure 4. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS

(T_{.I} = 25°C unless otherwise noted) (continued)



NOTE: Refer to ${f onsemi}$ Application Notes ${{AN-7514}\over {AN-7515}}$ and ${{AN-7515}\over {AN-7515}}$

Figure 5. Unclamped Inductive Switching Capability




Figure 7. Saturation Characteristics




Figure 9. Normalized Drain to Source On Resistance vs. Junction Temperature




Figure 6. Transfer Characteristics




Figure 8. Drain to Source On Resistance vs.

Gate Voltage and Drain Current




Figure 10. Normalized Gate Threshold Voltage vs.
Junction Temperature

TYPICAL CHARACTERISTICS

(T_J = 25°C unless otherwise noted) (continued)




Figure 11. Capacitance vs. Drain to Source Voltage




Figure 12. Gate Charge Waveforms for Constant Gate Currents




Figure 13. Forward Bis Safe Operating Area

TEST CIRCUITS AND WAVEFORMS




Figure 14. Unclamped Inductive Load Test Circuit




Figure 15. Unclamped Inductive Waveforms




Figure 16. Gate Charge Test Circuit




Figure 17. Gate Charge Waveforms




Figure 18. Switching Time Test Circuit




Figure 19. Switching Time Waveforms

THERMAL RESISTANCE VS. MOUNTING PAD AREA

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{AJA}} \tag{eq. 1}$$

In using surface mount devices such as the SO8 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of $P_{\rm DM}$ is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

onsemi provides thermal information to assist the designer's preliminary application evaluation. Figure 20 defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR–4 board with 1 oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the **onsemi** device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 20 or by calculation using Equation 2. The area, in square inches is the top copper area including the gate and source pads.

$$R_{\theta JA} = 64 + \frac{26}{0.23 + Area}$$
 (eq. 2)

The transient thermal impedance ($Z_{\theta JA}$) is also effected by varied top copper board area. Figure 21 shows the effect of copper pad area on single pulse transient thermal impedance. Each trace represents a copper pad area in square inches corresponding to the descending list in the graph. Spice and SABER thermal models are provided for each of the listed pad areas.

Copper pad area has no perceivable effect on transient thermal impedance for pulse widths less than 100 ms. For pulse widths less than 100 ms the transient thermal impedance is determined by the die and package. Therefore, CTHERM1 through CTHERM5 and RTHERM1 through RTHERM5 remain constant for each of the thermal models. A listing of the model component values is available in Table 1.




Figure 20. Thermal Resistance vs. Mounting Pad Area




Figure 21. Thermal Impedance vs. Mounting Pad Area

PSPICE ELECTRICAL MODEL

.SUBCKT FDS8876 2 1 3 ; rev January 2005 Ca 12 8 10.3e–10 Cb 15 14 10.3e–10 Cin 6 8 1.6e–9

Dbody 7 5 DbodyMOD Dbreak 5 11 DbreakMOD Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 33.7

Eds 14 8 5 8 1

Egs 13 8 6 8 1

Esg 6 10 6 8 1

Evthres 6 21 19 8 1

Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 5.29e-9 Ldrain 2 5 1.0e-9

Lsource 3 7 0.18e-10

RLgate 1 9 52.9 RLdrain 2 5 10

RLsource 3 7 1.8

Mmed 16 6 8 8 MmedMOD

Mstro 16 6 8 8 MstroMOD

Mweak 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1

Rdrain 50 16 Rdrain MOD 2.6e-3

Rgate 9 20 2.3

RSLC1 5 51 RSLCMOD 1e-6

RSLC2 5 50 1e3

Rsource 8 7 RsourceMOD 3.8e-3

Rvthres 22 8 RvthresMOD 1

Rvtemp 18 19 RvtempMOD 1

S1a 6 12 13 8 S1AMOD

S1b 13 12 13 8 S1BMOD

S2a 6 15 14 13 S2AMOD

S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*170),5))}

.MODEL DbodyMOD D (IS=2.0E-12 IKF=10 N=1.01 RS=5.6e-3 TRS1=8e-4 TRS2=2e-7

+CJO=5.7e-10 M=0.52 TT=7e-11 XTI=2)

.MODEL DbreakMOD D (RS=0.2 TRS1=1e-3 TRS2=-8.9e-6)

.MODEL DplcapMOD D (CJO=5.3e-10 IS=1e-30 N=10 M=0.37)

.MODEL MmedMOD NMOS (VTO=1.9 KP=5 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=2.3)

.MODEL MstroMOD NMOS (VTO=2.42 KP=150 IS=1e-30 N=10 TOX=1 L=1u W=1u)

.MODEL MweakMOD NMOS (VTO=1.62 KP=0.02 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=23 RS=0.1)

```
.MODEL RbreakMOD RES (TC1=8.3e-4 TC2=-8e-7)
```

.MODEL RdrainMOD RES (TC1=8.0e-3 TC2=1.0e-6)

.MODEL RSLCMOD RES (TC1=1e-4 TC2=1e-6)

.MODEL RsourceMOD RES (TC1=1e-3 TC2=3e-6)

.MODEL RvthresMOD RES (TC1=-2.0e-3 TC2=-6e-6)

.MODEL RvtempMOD RES (TC1=-1.8e-3 TC2=2e-7)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4 VOFF=-3.5)

.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3.5 VOFF=-4)

.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.5 VOFF=-1.0)

.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.0 VOFF=-1.5)

.ENDS

NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.




Figure 22.

SABER ELECTRICAL MODEL

```
REV January 2005
template FDS8876 n2,n1,n3
electrical n2,n1,n3
var i iscl
dp..model\ dbodymod = (isl=2.0e-12,ikf=10,nl=1.01,rs=5.6e-3,trs1=8e-4,trs2=2e-7,cjo=5.7e-10,m=0.52,tt=7e-11,xti=2)
dp..model dbreakmod = (rs=0.2, trs1=1e-3, trs2=-8.9e-6)
dp..model dplcapmod = (cjo=5.3e-10,isl=10e-30,nl=10,m=0.37)
m..model mmedmod = (type= n, vto=1.9, kp=5, is=1e-30, tox=1)
m..model mstrongmod = (type= n,vto=2.42,kp=150,is=1e-30, tox=1)
m..model mweakmod = (type= n,vto=1.62,kp=0.02,is=1e-30,tox=1,rs=0.1)
sw vcsp..model s1amod = (ron=1e-5, roff=0.1, von=-4, voff=-3.5)
sw vcsp..model s1bmod = (ron=1e-5, roff=0.1, von=-3.5, voff=-4)
sw vcsp..model s2amod = (ron=1e-5, roff=0.1, von=-1.5, voff=-1.0)
sw vcsp..model s2bmod = (ron=1e-5, roff=0.1, von=-1.0, voff=-1.5)
c.ca n12 n8 = 10.3e-10
c.cb n15 \ n14 = 10.3e-10
c.cin n6 n8 = 1.6e-9
dp.dbody n7 n5 = model = dbodymod
dp.dbreak n5 n11 = model=dbreakmod
dp.dplcap n10 n5 = model=dplcapmod
spe.ebreak n11 n7 n17 n18 = 33.7
spe.eds n14 \ n8 \ n5 \ n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evthres n6 n21 n19 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
i.it n8 n17 = 1
1.lgate n1 n9 = 5.29e-9
1.1drain n2 n5 = 1.0e-9
1.1source n3 n7 = 0.18e-9
res.rlgate n1 n9 = 52.9
res.rldrain n2 n5 = 10
res.rlsource n3 n7 = 1.8
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
res.rbreak n17 n18 = 1, tc1=8.3e-4,tc2=-8e-7
res.rdrain n50 n16 = 2.6e-3, tc1=8.0e-3,tc2=1.0e-6
res.rgate n9 \ n20 = 2.3
res.rslc1 n5 n51 = 1e-6, tc1=1e-4,tc2=1e-6
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 3.8e-3, tc1=1e-3,tc2=3e-6
res.rvthres n22 n8 = 1, tc1 = -2.0e - 3, tc2 = -6e - 6
res.rvtemp n18 n19 = 1, tc1=-1.8e-3,tc2=2e-7
sw vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw vcsp.s2b n13 n15 n14 n13 = model=s2bmod
```

```
v.vbat n22 n19 = dc=1 equations { i (n51->n50) +=iscl iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/170))** 5)) } } }
```




Figure 23.

SPICE THERMAL MODEL

REV January 2005 FDS8876 Copper Area = 1.0 in^2 CTHERM1 TH 8 2.0e-3 CTHERM2 8 7 5.0e-3 CTHERM3 7 6 1.0e-2 CTHERM4 6 5 4.0e-2 CTHERM5 5 4 9.0e-2 CTHERM6 4 3 2e-1 CTHERM7 3 2 1 CTHERM8 2 TL 3 RTHERM1 TH 8 1e-1 RTHERM2 8 7 5e-1 RTHERM3 7 6 1 RTHERM4 6 5 5 RTHERM5 5 4 8 RTHERM6 4 3 12 RTHERM7 3 2 18 RTHERM8 2 TL 25

SABER THERMAL MODEL

SABER thermal model FDS8876 Copper Area = 1.0 in^2 template thermal model th tl thermal c th, tl ctherm.ctherm1 th 8 = 2.0e - 3ctherm.ctherm2 8 7 = 5.0e - 3ctherm.ctherm3 7.6 = 1.0e - 2ctherm.ctherm4 65 = 4.0e - 2ctherm.ctherm5 5 4 = 9.0e-2ctherm.ctherm6 4 3 = 2e - 1ctherm.ctherm7 3 2 1 ctherm.ctherm8 2 tl 3 rtherm.rtherm1 th 8 = 1e - 1rtherm.rtherm287 = 5e - 1rtherm.rtherm376=1rtherm.rtherm4 6 5 = 5rtherm.rtherm554 = 8rtherm.rtherm643 = 12rtherm.rtherm732=18rtherm.rtherm8 2 tl = 25

}




Figure 24.

Table 1. THERMAL MODES

COMPONANT	0.04 in ²	0.28 in ²	0.52 in ²	0.76 in ²	1.0 in ²
CTHERM6	1.2e-1	1.5e-1	2.0e-1	2.0e-1	2.0e-1
CTHERM7	0.5	1.0	1.0	1.0	1.0
CTHERM8	1.3	2.8	3.0	3.0	3.0
RTHERM6	26	20	15	13	12
RTHERM7	39	24	21	19	18
RTHERM8	55	38.7	31.3	29.7	25

PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package Type	Reel Size	Tape Width	Shipping [†]
FDS8876	FDS8876	SOIC8 (SO-8) (Pb-Free)	13"	12 mm	2500 / Tape & Reel
FDS8876-F40	FDS8876	SOIC8 (SO-8) (Pb-Free)	13"	12 mm	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



CASE 751EB **ISSUE A DATE 24 AUG 2017** ·4.90±0.10 → -0.65(0.635)В 6.00±0.20 5.60 3.90±0.10 PIN ONE **INDICATOR** 1.27 1.27 0.25(M) LAND PATTERN RECOMMENDATION В SEE DETAIL A 0.175±0.075 0.22±0.03 С 1.75 MAX 0.10 0.42±0.09 OPTION A - BEVEL EDGE $(0.43) \times 45^{\circ}$ R0.10 GAGE PLANE OPTION B - NO BEVEL EDGE R0.10-0.25 NOTES: A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA. B) ALL DIMENSIONS ARE IN MILLIMETERS. **SEATING PLANE** C) DIMENSIONS DO NOT INCLUDE MOLD 0.65±0.25 FLASH OR BURRS. D) LANDPATTERN STANDARD: SOIC127P600X175-8M (1.04)**DETAIL** À SCALE: 2:1 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DOCUMENT NUMBER:** 98AON13735G

SOIC8

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

DESCRIPTION:

SOIC8

PAGE 1 OF 1

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales