MOSFET – N-Channel, POWERTRENCH®

80 V, 8.9 A, 16 mΩ

FDS3572

Branding Dash

SOIC8
CASE 751EB

Features

- $R_{DS(ON)}$ = 14 Ω (Typ.), V_{GS} = 10 V, I_D = 8.9 A
- $Q_{g(tot)}$ = 31 nC (Typ.), V_{GS} = 10 V
- Low Miller Charge
- Low Q_{RR} Body Diode
- Optimized Efficiency at High Frequencies
- UIS Capability (Single Pulse and Repetitive Pulse)
- This Device is Pb−Free and Halide Free

Applications

- Primary Switch for Isolated DC−DC Converters
- Distributed Power and Intermediate Bus Architectures
- High Voltage Synchronous Rectifier for DC Bus Converters

MARKING DIAGRAM

&Z&2&K
FDS3572

&Z	= Assembly Plant Code
&2	= Date Code (Year & Week)
&K	= Lot Traceability Code
FDS3572	= Specific Device Code

ABSOLUTE MAXIMUM RATINGS

(T_A = 25°C unless otherwise noted.)

| Symbol	Parameter	Ratings	Unit
V_{DSS}	Drain to Source Voltage	80	V
V_{GS}	Gate to Source Voltage	±20	V
I_D	Drain Current Continuous (T_A = 25°C, V_{GS} = 10 V, $R_{θJA}$ = 50°C/W) (T_A = 100°C, V_{GS} = 10 V, $R_{θJA}$ = 50°C/W) Pulsed	8.9 5.6 Fig. 4	A
E_{AS}	Single Pulse Avalanche Energy (Note 1)	515	mJ
P_D	Power Dissipation	2.5	W
	Derate above 25°C	20	mW/°C
T_J, T_{STG}	Operating and Storage Temperature	−55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

ORDERING INFORMATION

Device	Package	Shipping
FDS3572	SOIC8 (Pb−Free)	2,500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{θJC}$	Thermal Resistance, Junction−to−Case (Note 2)	25	°C/W
$R_{θJA}$	Thermal Resistance, Junction−to−Ambient at 10 seconds (Note 3)	50	°C/W
	Thermal Resistance, Junction−to−Ambient at 1000 seconds (Note 3)	85	°C/W

Publication Order Number:
FDS3572/D

FDS3572

ELECTRICAL CHARACTERISTICS ($T_A = 25°C$ unless otherwise noted.)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
BV_{DSS}	Drain to Source Breakdown Voltage	$I_D = 250\ \mu A$, $V_{GS} = 0\ V$	80	–	–	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 60\ V$, $V_{GS} = 0\ V$ $V_{DS} = 60\ V$, $V_{GS} = 0\ V$, $T_A = 150\ °C$	– –	– –	1 250	μA
I_{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20\ V$	–	–	± 100	nA
ON CHARACTERISTICS (Note 3)						
$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 250\ \mu A$	2	–	4	V
$R_{DS(on)}$	Drain to Source On–Resistance	$I_D = 8.9\ A$, $V_{GS} = 10\ V$ $I_D = 5.6\ A$, $V_{GS} = 6\ V$ $I_D = 8.9\ A$, $V_{GS} = 10\ V$, $T_A = 150°C$	– – –	0.014 0.019 0.027	0.016 0.029 0.032	Ω
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	$V_{DS} = 25\ V$, $V_{GS} = 0\ V$, $f = 1\ MHz$	–	1990	–	pF
C_{oss}	Output Capacitance		–	320	–	pF
C_{rss}	Reverse Transfer Capacitance		–	85	–	pF
$Q_{g(tot)}$	Total Gate Charge at 10 V	$V_{GS} = 0\ V$ to $10\ V$, $V_{DD} = 40\ V$, $I_D = 8.9\ A$, $Ig = 1.0\ mA$	–	31	41	nC
$Q_{g(TH)}$	Threshold Gate Charge	$V_{GS} = 0\ V$ to $2\ V$, $V_{DD} = 40\ V$, $I_D = 8.9\ A$, $Ig = 1.0\ mA$	–	4	5.2	nC
Q_{gs}	Gate to Source Gate Charge	$V_{DD} = 40\ V$, $I_D = 8.9\ A$, $Ig = 1.0\ mA$	–	9	–	nC
Q_{gs2}	Gate Charge Threshold to Plateau		–	5	–	nC
Q_{gd}	Gate zto Drain "Miller" Charge		–	7.5	–	nC
SWITCHING CHARACTERISTICS ($V_{GS} = 10\ V$)						
t_{ON}	Turn On Time	$V_{DD} = 40\ V$, $I_D = 8.9\ A$, $V_{GS} = 10\ V$, $R_{GS} = 10\ \Omega$	–	–	40	ns
$t_{d(on)}$	Turn–On Delay Time		–	13	–	ns
t_r	Rise Time		–	14	–	ns
$t_{d(off)}$	Turn–Off Delay Time		–	31	–	ns
t_f	Fall Time		–	13	–	ns
t_{OFF}	Total Off Time		–	–	67	ns
DRAIN–SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
V_{SD}	Source to Drain Diode Voltage	$I_{SD} = 8.9\ A$ $I_{SD} = 4.3\ A$	– –	– –	1.25 1.0	V
t_{rr}	Reverse Recovery Time	$I_{SD} = 8.9\ A$, $dI_{SD}/dt = 100\ A/\mu s$	–	–	50	ns
Q_{rr}	Reverse Recovery Charge	$I_{SD} = 8.9\ A$, $dI_{SD}/dt = 100\ A/\mu s$	–	–	70	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:
1. Starting $T_J = 25°C$, $L = 21mH$, $I_{AS} = 7\ A$.
2. $R_{\theta JA}$ is the sum of the junction–to–case and case–to–ambient resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.
3. $R_{\theta JA}$ is measured with $1.0\ in^2$ copper on FR–4 board.

FDS3572

## TYPICAL CHARACTERISTICS (T$_A$ = 25°C unless otherwise noted)

Figure 1. Normalized Power Dissipation vs. Ambient Temperature

**Figure 2. Maximum Continuous Drain Current vs. Ambient Temperature**

Notes:
Duty Factor: D = t_1/t_2
Peak T$_J$ = P$_{DM}$ x Z$_{\theta JA}$ x R$_{\theta JA}$ + T$_A$

Figure 3. Normalized Maximum Transient Thermal Impedance

T$_A$ = 25°C
For Temperatures Above 25°C
Derate Peak Current as Follows:

$$I = I_{25}\left[\sqrt{\frac{150 - T_A}{125}}\right]$$

Figure 4. Peak Current Capability

TYPICAL CHARACTERISTICS ($T_A = 25°C$ unless otherwise noted) (continued)

I_{AS}, Avalanche Current (A) vs t_{AV}, Time in Avalanche (ms)

If R = 0

$t_{AV} = (L)(I_{AS})/(1.3*RATED\ BV_{DSS} - V_{DD})$

If R ≠ 0

$t_{AV} = (L/R)ln[(I_{AS}*R)/(1.3*RATED\ BV_{DSS} - V_{DD}) +1]$

Starting $T_J = 25°C$

Starting $T_J = 150°C$

NOTES: Refer to Application Notes AN7514 and AN7515

Figure 5. Unclamped Inductive Switching Capability

I_D, Drain Current (A) vs V_{GS}, Gate to Source Voltage (V)

Pulse Duration = 80 μs
Duty Cycle = 0.5% Max
$V_{DD} = 15\ V$

$T_J = 150°C$

$T_J = 25°C$

$T_J = -55°C$

Figure 6. Transfer Characteristics

I_D, Drain Current (A) vs V_{DS}, Drain to Source Voltage (V)

$V_{GS} = 10\ V$

$V_{GS} = 6\ V$

$V_{GS} = 5\ V$

$V_{GS} = 4.5\ V$

$T_A = 25°C$
Pulse Duration = 80 μs
Duty Cycle = 0.5% Max

Figure 7. Saturation Characteristics

Drain to Source Resistance (mΩ) vs I_D, Drain Current (A)

$V_{GS} = 6\ V$

$V_{GS} = 10\ V$

Pulse Duration = 80 μs
Duty Cycle = 0.5% Max

Figure 8. Drain to Source On Resistance vs Drain Current

Normalized Drain to Source On–Resistance vs T_J, Junction Temperature (°C)

Pulse Duration = 80 μs
Duty Cycle = 0.5% Max

$V_{GS} = 10\ V$, $I_D = 8.9\ A$

Figure 9. Normalized Drain to Source On Resistance vs Junction Temperature

Normalized Drain to Source On–Resistance vs T_J, Junction Temperature (°C)

$V_{GS} = V_{DS}$, $I_D = 250\ μA$

Figure 10. Normalized Gate Threshold Voltage vs Junction Temperature

FDS3572

TYPICAL CHARACTERISTICS ($T_A = 25°C$ unless otherwise noted) (continued)

Figure 11. Normalized Drain to Source
Breakdown Voltage vs Junction Temperature

Figure 12. Capacitance vs Drain to Source
Voltage

Figure 13. Gate Charge Waveforms for
Constant Gate Currents

TEST CIRCUITS AND WAVEFORMS

**Figure 14. Unclamped Energy Test Circuit**


Figure 15. Unclamped Energy Waveforms

Figure 16. Gate Charge Test Circuit

Figure 17. Gate Charge Waveforms

Figure 18. Switching Time Test Circuit

Figure 19. Switching Time Waveforms

THERMAL RESISTANCE VS. MOUNTING PAD AREA

The maximum rated junction temperature, T_{JM}, and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM}, in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}} \qquad \text{(eq. 2)}$$

In using surface mount devices such as the SO8 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

1. Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
2. The number of copper layers and the thickness of the board.
3. The use of external heat sinks.
4. The use of thermal vias.
5. Air flow and board orientation.
6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

onsemi provides thermal information to assist the designer's preliminary application evaluation. Figure 20 defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR–4 board with 1 oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the **onsemi** device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 20 or by calculation using Equation 3. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\theta JA} = 64 + \frac{26}{(0.23 + \text{Area})} \qquad \text{(eq. 3)}$$

The transient thermal impedance ($Z_{\theta JA}$) is also effected by varied top copper board area. Figure 21 shows the effect of copper pad area on single pulse transient thermal impedance. Each trace represents a copper pad area in square inches corresponding to the descending list in the graph. Spice and SABER thermal models are provided for each of the listed pad areas.

Copper pad area has no perceivable effect on transient thermal impedance for pulse widths less than 100 ms. For pulse widths less than 100ms the transient thermal impedance is determined by the die and package. Therefore, CTHERM1 through CTHERM5 and RTHERM1 through RTHERM5 remain constant for each of the thermal models. A listing of the model component values is available in Table 1.


Figure 20. Thermal Resistance vs. Mounting Pad Area

Figure 21. Thermal Impedance vs Mounting Pad Area

PSPICE ELECTRICAL MODEL

.SUBCKT FDS3572 2 1 3 ;   rev November 2003
Ca 12 8 7e−10
Cb 15 14 7e−10
Cin 6 8 1.9e−9

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 86.6
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 1e−9
Ldrain 2 5 1e−9
Lsource 3 7 0.1e−9

RLgate 1 9 10
RLdrain 2 5 10
RLsource 3 7 1

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
MweakMOD 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 5.5e−3
Rgate 9 20 1.3
RSLC1 5 51 RSLCMOD 1e−6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 5.5e−3
Rvthres 22 8 Rvthresmod 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e−6*250),2.5))}

.MODEL DbodyMOD D (IS=4.5E−12 RS=4.7e−3 TRS1=1.5e−3 TRS2=2e−5 XTI=3 CJO=1.4e−9 TT=3e−08 M=0.55)
.MODEL DbreakMOD D (RS=2.5 TRS1=1e−4 TRS2=1e−6)
.MODEL DplcapMOD D (CJO=4.6e−10 IS=1e−30 N=10 M=0.5)

.MODEL MmedMOD NMOS (VTO=3.35 KP=3 IS=1e−30 N=10 TOX=1 L=1u W=1u RG=1.3 T_ABS=25)
.MODEL MstroMOD NMOS (VTO=3.9 KP=60 IS=1e−30 N=10 TOX=1 L=1u W=1u T_ABS=25)
.MODEL MweakMOD NMOS (VTO=2.88 kp=0.04 IS=1e−30 N=10 TOX=1 L=1u W=1u RG=13 RS=0.1 T_ABS=25)

.MODEL RbreakMOD RES (TC1=1e−3 TC2=−7.5e−7)
.MODEL RdrainMOD RES (TC1=4.8e−3 TC2=3e−5)
.MODEL RSLCMOD RES (TC1=2.4e−2 TC2=1e−7)
.MODEL RsourceMOD RES (TC1=1e−2 TC2=1e−6)
.MODEL RvthresMOD RES (TC1=−4.4e−3 TC2=−1.4e−5)
.MODEL RvtempMOD RES (TC1=−4e−3 TC2=2e−7)

Figure 22.

.MODEL S1AMOD VSWITCH (RON=1e−5 ROFF=0.1 VON=−4.0 VOFF=−2.0)
.MODEL S1BMOD VSWITCH (RON=1e−5 ROFF=0.1 VON=−2.0 VOFF=−4.0)
.MODEL S2AMOD VSWITCH (RON=1e−5 ROFF=0.1 VON=−0.5 VOFF=0)
.MODEL S2BMOD VSWITCH (RON=1e−5 ROFF=0.1 VON=0 VOFF=−0.5)

.ENDS

For further discussion of the PSPICE model, consult *A New PSPICE Sub−Circuit for the Power MOSFET Featuring Global Temperature Options;* IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.

SABER ELECTRICAL MODEL

REV November 2003
template FDS3572 n2,n1,n3 =m_temp
electrical n2,n1,n3
number m_temp=25
{
var i iscl
dp..model dbodymod =
(isl=4.5e−12,rs=4.7e−3,trs1=1.5e−3,trs2=2e−5,xti=3,cjo=1.4e−9,tt=3e−08,m=0.55)
dp..model dbreakmod = (rs=2.5,trs1=1e−4,trs2=1e−6)
dp..model dplcapmod = (cjo=4.6e−10,isl=10e−30,nl=10,m=0.5)
m..model mmedmod = (type=_n,vto=3.35,kp=3,is=1e−30, tox=1)
m..model mstrongmod = (type=_n,vto=3.9,kp=60,is=1e−30, tox=1)
m..model mweakmod = (type=_n,vto=2.88,kp=0.04,is=1e−30, tox=1,rs=0.1)
sw_vcsp..model s1bmod = (ron=1e−5,roff=0.1,von=−4.0,voff=−2.0)
sw_vcsp..model s2amod = (ron=1e−5,roff=0.1,von=−2.0,voff=−4.0)
sw_vcsp..model s2bmod = (ron=1e−5,roff=0.1,von=−0.5,voff=0)
sw_vcsp..model s2bmod = (ron=1e−5,roff=0.1,von=0,voff=−0.5)
c.ca n12 n8 = 7e−10
c.cb n15 n14 = 7e−10
c.cin n6 n8 = 1.9e−9

dp.dbody n7 n5 = model=dbodymod
dp.dbreak n5 n11 = model=dbreakmod
dp.dplcap n10 n5 = model=dplcapmod

spe.ebreak n11 n7 n17 n18 = 86.6
spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evthres n6 n21 n19 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1

i.it n8 n17 = 1

l.lgate n1 n9 = 1e−9
l.ldrain n2 n5 = 1e−9
l.lsource n3 n7 = 0.1e−9

res.rlgate n1 n9 = 10
res.rldrain n2 n5 = 10
res.rlsource n3 n7 = 1

m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u, temp=m_temp
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u, temp=m_temp
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u, temp=m_temp

res.rbreak n17 n18 = 1, tc1=1e−3,tc2=−7.5e−7
res.rdrain n50 n16 = 5.5e−3, tc1=4.8e−3,tc2=3e−5
res.rgate n9 n20 = 1.3
res.rslc1 n5 n51 = 1e−6, tc1=2.4e−2,tc2=1e−7
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 5.5e−3, tc1=1e−2,tc2=1e−6
res.rvthres n22 n8 = 1, tc1=−4.4e−3,tc2=−1.4e−5
res.rvtemp n18 n19 = 1, tc1=−4e−3,tc2=2e−7
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod

v.vbat n22 n19 = dc=1
equations {
i (n51−>n50) +=iscl
iscl: v(n51,n50) = ((v(n5,n51)/(1e−9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/250))** 2.5))
}
}

Figure 23.

FDS3572

SPICE THERMAL MODEL

REV November 2003
FDS3572

Copper Area =1.0 in^2
CTHERM1 TH 8 2.0e−3
CTHERM2 8 7 5.0e−3
CTHERM3 7 6 1.0e−2
CTHERM4 6 5 4.0e−2
CTHERM5 5 4 9.0e−2
CTHERM6 4 3 2e−1
CTHERM7 3 2 1
CTHERM8 2 TL 3

RTHERM1 TH 8 1e−1
RTHERM2 8 7 5e−1
RTHERM3 7 6 1
RTHERM4 6 5 5
RTHERM5 5 4 8
RTHERM6 4 3 12
RTHERM7 3 2 18
RTHERM8 2 TL 25

SABER THERMAL MODEL

Copper Area = 1.0 in^2
template thermal_model th tl
thermal_c th, tl
{
ctherm.ctherm1 th 8 =2.0e−3
ctherm.ctherm2 8 7 =5.0e−3
ctherm.ctherm3 7 6 =1.0e−2
ctherm.ctherm4 6 5 =4.0e−2
ctherm.ctherm5 5 4 =9.0e−2
ctherm.ctherm6 4 3 =2e−1
ctherm.ctherm7 3 2 1
ctherm.ctherm8 2 tl 3

rtherm.rtherm1 th 8 =1e−1
rtherm.rtherm2 8 7 =5e−1
rtherm.rtherm3 7 6 =1
rtherm.rtherm4 6 5 =5
rtherm.rtherm5 5 4 =8
rtherm.rtherm6 4 3 =12
rtherm.rtherm7 3 2 =18
rtherm.rtherm8 2 tl =25
}

Figure 24.

Table 1. Thermal Models

Componant	0.04 in^2	0.28 in^2	0.52 in^2	0.76 in^2	1.0 in^2
CTHERM6	1.2e−1	1.5e−1	2.0e−1	2.0e−1	2.0e−1
CTHERM7	0.5	1.0	1.0	1.0	1.0
CTHERM8	1.3	2.8	3.0	3.0	3.0
RTHERM6	26	20	15	13	12
RTHERM7	39	24	21	19	18
RTHERM78	55	38.7	31.3	29.7	25

SOIC8
CASE 751EB
ISSUE A

DATE 24 AUG 2017

4.90±0.10   A

(0.635)

8   5   B

6.00±0.20   3.90±0.10

1   4

PIN ONE
INDICATOR

1.27

⊕ | 0.25 Ⓜ | C | B | A

0.65

1.75

5.60

1.27

LAND PATTERN RECOMMENDATION

0.175±0.075

1.75 MAX   C

0.42±0.09

⌒ | 0.10

SEE DETAIL A

0.22±0.03

OPTION A - BEVEL EDGE

OPTION B - NO BEVEL EDGE

(0.43) x 45°

R0.10   GAGE PLANE

R0.10

0.25

8°
0°

SEATING PLANE

0.65±0.25

(1.04)

DETAIL A
SCALE: 2:1

NOTES:
A) THIS PACKAGE CONFORMS TO JEDEC
   MS-012, VARIATION AA.
B) ALL DIMENSIONS ARE IN MILLIMETERS.
C) DIMENSIONS DO NOT INCLUDE MOLD
   FLASH OR BURRS.
D) LANDPATTERN STANDARD: SOIC127P600X175-8M

DOCUMENT NUMBER:	**98AON13735G**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	**SOIC8**		**PAGE 1 OF 1**

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical–documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales

◊