

MOSFET - N-Channel, POWERTRENCH®

150 V, 79 A, 16 m Ω

FDP2532, FDB2532

Features

- $R_{DS(on)} = 14 \text{ m}\Omega \text{ (Typ.)} @ V_{GS} = 10 \text{ V}, I_D = 33 \text{ A}$
- $Q_{G(tot)} = 82 \text{ nC (Typ.)} @ V_{GS} = 10 \text{ V}$
- Low Miller Charge
- Low Q_{rr} Body Diode
- UIS Capability (Single Pulse and Repetitive Pulse)
- These Devices are Pb-Free, Halide Free and are RoHS Compliant

Applications

- Consumer Appliances
- Synchronous Rectification
- Battery Protection Circuit
- Motor Drives and Uninterruptible Power Supplies
- Micro Solar Inverter

MOSFET MAXIMUM RATINGS (T_C = 25°C, unless otherwise noted)


Symbol	Parameter	FDP2532 / FDB2532	Unit
V_{DSS}	Drain to Source Voltage	150	V
V_{GS}	Gate to Source Voltage	+20	V
I _D	$\begin{array}{l} \text{Drain Current} \\ \text{Continuous } (T_C = 25^{\circ}\text{C}, \text{V}_{GS} = 10 \text{ V}) \\ \text{Continuous } (T_C = 100^{\circ}\text{C}, \text{V}_{GS} = 10 \text{ V}) \\ \text{Continuous } (T_{amb} = 25^{\circ}\text{C}, \text{V}_{GS} = 10 \text{ V}, \\ R_{\theta JA} = 43^{\circ}\text{C/W}) \\ \text{Pulsed} \end{array}$	79 56 8 Figure 4	A
E _{AS}	Single Pulse Avalanche Energy (Note 1)	400	mJ
P _D	Power Dissipation	310	W
	Derate above 25°C	2.07	W/°C
T_J , T_{STG}	Operating and Storage Temperature	-55 to 175	°c

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS ($T_C = 25^{\circ}C$, unless otherwise noted)

Symbol	Parameter	FDP2532 / FDB2532	Unit
R _θ JC	Thermal Resistance Junction to Case, Max. TO–220, D ² –PAK	0.61	°C/W
R _θ JA	Thermal Resistance Junction to Ambient, Max. TO-220, D2-PAK (Note 2)	62	
R _θ JA	Thermal Resistance Junction to Ambient D ² –PAK, Max. 1 in ² Copper Pad Area	43	°C/W

V _{DS}	R _{DS(on)} MAX	I _D MAX	
150 V	16 mΩ @ 10 V	79 A	



TO-220-3LD CASE 340AT



D2PAK-3 (TO-263, 3-LEAD) CASE 418AJ


MARKING DIAGRAM

&Z&3&K FDx2532

&Z = Assembly Plant Code &3 = 3-Digit Date Code

&K = 2-Digits Lot Run Traceability Code

FDx2532 = Device Code (x = P, B)



ORDERING INFORMATION

See detailed ordering and shipping information on page 12 of this data sheet.

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted)


Parameter	Test Condition	Min	Тур	Max	Unit
ACTERISTICS	•		•		
Drain to Source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0 V	150	_	_	V
Zero Gate Voltage Drain Current	V _{DS} = 120 V, V _{GS} = 0 V	_	-	1	μΑ
	V _{DS} = 120 V, V _{GS} = 0 V, T _C = 150°C	-	-	250	
Gate to Source Leakage Current	V _{GS} = ±20 V	_	-	±100	nA
CTERISTICS	•		•		
Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	2	_	4	V
Drain to Source On Resistance	I _D = 33 A, V _{GS} = 10 V	-	0.014	0.016	Ω
	I _D = 16 A, V _{GS} = 6 V	-	0.016	0.024	
	I _D = 33 A, V _{GS} = 10 V, T _C = 175°C	_	0.040	0.048	1
HARACTERISTICS				•	
Input Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	_	5870	_	pF
Output Capacitance	7	_	615	-	pF
Reverse Transfer Capacitance	7	_	135	-	pF
Total Gate Charge at 10 V	$V_{GS} = 0 \text{ V to } 10 \text{ V}, V_{DD} = 75 \text{ V}, I_D = 33 \text{ A}, I_g = 1.0 \text{ mA}$	-	82	107	nC
Threshold Gate Charge	$V_{GS} = 0 \text{ V to 2 V, } V_{DD} = 75 \text{ V, } I_D = 33 \text{ A,}$ $I_g = 1.0 \text{ mA}$	-	11	14	nC
Gate to Source Gate Charge	V _{DD} = 75 V, I _D = 33 A, I _g = 1.0 mA	_	23	-	nC
Gate Charge Threshold to Plateau	7	_	13	-	nC
Gate to Drain "Miller" Charge	7	_	19	-	nC
G CHARACTERISTICS (V _{GS} = 10 V)	•	•	•		
Turn-On Time	$V_{DD} = 75 \text{ V}, I_D = 33 \text{ A}, V_{GS} = 10 \text{ V},$	_	_	69	ns
Turn-On Delay Time	$R_{GS} = 3.6 \Omega$	_	16	-	ns
Rise Time	7	_	30	-	ns
Turn-Off Delay Time	7	-	39	-	ns
Fall Time	7	_	17	-	ns
Turn-Off Time	7	_	-	84	ns
JRCE CHARACTERISTICS	•	•	•		
Source to Drain Diode Voltage	I _{SD} = 33 A	_	_	1.25	V
	I _{SD} = 16 A	-	-	1.0	V
Reverse Recovery Time	I _{SD} = 33 A, dI _{SD} /dt = 100 A/μs	-	-	105	ns
Reverse Recovery Charge	I _{SD} = 33 A, dI _{SD} /dt = 100 A/μs	_	_	327	nC
	Drain to Source Breakdown Voltage Zero Gate Voltage Drain Current Gate to Source Leakage Current CTERISTICS Gate to Source Threshold Voltage Drain to Source On Resistance HARACTERISTICS Input Capacitance Output Capacitance Output Capacitance Total Gate Charge at 10 V Threshold Gate Charge Gate to Source Gate Charge Gate Charge Threshold to Plateau Gate to Drain "Miller" Charge CHARACTERISTICS (V _{GS} = 10 V) Turn—On Time Turn—On Delay Time Rise Time Turn—Off Delay Time Fall Time Turn—Off Time RCE CHARACTERISTICS Source to Drain Diode Voltage Reverse Recovery Time	CCTERISTICS Drain to Source Breakdown Voltage $I_D = 250 \mu\text{A}$, $V_{GS} = 0 \text{V}$ Zero Gate Voltage Drain Current $V_{DS} = 120 \text{V}$, $V_{GS} = 0 \text{V}$ Vps = 120 V, $V_{GS} = 0 \text{V}$, $V_{C} = 150 ^{\circ}\text{C}$ Gate to Source Leakage Current $V_{GS} = \pm 20 \text{V}$ CTERISTICS Gate to Source Threshold Voltage $V_{GS} = V_{DS}, I_D = 250 \mu\text{A}$ Drain to Source On Resistance $I_D = 33 \text{A}, V_{GS} = 10 \text{V}$ Input Capacitance $I_D = 16 \text{A}, V_{GS} = 0 \text{V}$, $I_D = 175 ^{\circ}\text{C}$ HARACTERISTICS Input Capacitance $V_{DS} = 25 \text{V}, V_{GS} = 0 \text{V}, f = 1 \text{MHz}$ Output Capacitance $V_{DS} = 25 \text{V}, V_{GS} = 0 \text{V}, f = 1 \text{MHz}$ Output Capacitance $V_{CS} = 0 \text{V}, V_{CS} = 0 \text{V}, f = 1 \text{MHz}$ Threshold Gate Charge at 10 V $V_{GS} = 0 \text{V}, V_{CS} = 0 \text{V}, V_{DD} = 75 \text{V}, I_D = 33 \text{A}, I_g = 1.0 \text{mA}$ Gate to Source Gate Charge $V_{CS} = 0 \text{V}, V_{CS} $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CCTERISTICS Drain to Source Breakdown Voltage $I_D = 250 \mu A, V_{GS} = 0 V$ 150 - Zero Gate Voltage Drain Current $V_{DS} = 120 V, V_{GS} = 0 V$ - - - V _{DS} = 120 V, V _{GS} = 0 V, V _{CS} = 150°C - - - - Gate to Source Leakage Current $V_{GS} = \pm 20 V$ - - - - State to Source Threshold Voltage $V_{GS} = \pm 20 V$ - -	CTERISTICS Drain to Source Breakdown Voltage I _D = 250 μA, V _{GS} = 0 V 150 - - Zero Gate Voltage Drain Current V _{DS} = 120 V, V _{GS} = 0 V - - 1 V _{DS} = 120 V, V _{GS} = 0 V, V _{CS} = 150°C - - ±100 Cate to Source Leakage Current V _{GS} = ±20 V - - ±100 CTERISTICS Gate to Source Threshold Voltage V _{GS} = V _{DS} . I _D = 250 μA 2 - 4 Drain to Source On Resistance I _D = 33 A, V _{GS} = 10 V - 0.014 0.016 I _D = 16 A, V _{GS} = 6 V - 0.014 0.016 0.024 I _D = 33 A, V _{GS} = 10 V, T _C = 175°C - 0.040 0.048 HARACTERISTICS Input Capacitance V _{DS} = 25 V, V _{GS} = 0 V, f = 1 MHz - 5870 - Output Capacitance V _{DS} = 25 V, V _{GS} = 0 V, f = 1 MHz - 5870 - Reverse Transfer Capacitance V _{DS} = 20 V to 10 V, V _{DD} = 75 V, I _D = 33 A, I _D

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. Starting T_J = 25°C, L = 0.5 mH, IAS = 40 A.

2. Pulse Width = 100 s.

TYPICAL CHARACTERISTICS (T_C= 25°C, unless otherwise noted)



125 $V_{GS} = 10 \text{ V}$ ID, DRAIN CURRENT (A) 100 75 50 25 0 25 50 75 100 125 150 175 T_C, CASE TEMPERATURE (°C)

Figure 1. Normalized Power Dissipation vs.

Ambient Temperature

Figure 2. Maximum Continuous Drain Current vs.

Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

TYPICAL CHARACTERISTICS ($T_C = 25^{\circ}C$, unless otherwise noted) (continued)





Figure 5. Forward Bias Safe Operating Area



t_{AV}, TIME IN AVALANCHE (ms)

NOTE: Refer to onsemi Application Notes AN7515 and AN7517

Figure 6. Unclamped Inductive Switching Capability




Figure 7. Transfer Characteristics




Figure 8. Saturation Characteristics




Figure 9. Drain to Source On Resistance vs.

Drain Current




Figure 10. Normalized Drain to Source On Resistance vs. Junction Temperature

$\textbf{TYPICAL CHARACTERISTICS} \ (T_C = 25^{\circ}C, \ unless \ otherwise \ noted) \ (continued)$




Figure 11. Normalized Gate Threshold Voltage vs.

Junction Temperature




Figure 12. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature




Figure 13. Capacitance vs. Drain to Source Voltage




Figure 14. Gate Charge Waveforms for Constant Gate Currents

TEST CIRCUITS AND WAVEFORMS




Figure 15. Unclamped Energy Test Circuit




Figure 16. Unclamped Energy Waveforms




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveforms




Figure 19. Switching Time Test Circuit




Figure 20. Switching Time Waveforms

THERMAL RESISTANCE VS. MOUNTING PAD AREA

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{\left(T_{JM} - T_{A}\right)}{R_{\theta JA}} \tag{eq. 1}$$

In using surface mount devices such as the TO-263 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

onsemi provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR–4 board with 1 oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications

can be evaluated using the **onsemi** device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and Equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\theta JA} = 26.51 + \frac{19.84}{(0.262 + Area)}$$
 (eq. 2)

Area in Inches Squared

$$R_{\theta JA} = 26.51 + \frac{128}{(1.69 + Area)}$$
 (eq. 3)

Area in Centimeters Squared




Figure 21. Thermal Resistance vs. Mounting Pad Area

PSPICE ELECTRICAL MODEL

.SUBCKT FDB2532 2 1 3; rev April 2002 CA 12 8 1.4e-9 CB 15 14 1.6e-9 CIN 6 8 5.61e-9

Dbody 7 5 DbodyMOD Dbreak 5 11 DbreakMOD Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 159 Eds 14 8 5 8 1 Egs 13 8 6 8 1 Esg 6 10 6 8 1 Evthres 6 21 19 8 1 Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 9.56e-9 Ldrain 2 5 1.0e-9 Lsource 3 7 7.71e-9

RLgate 1 9 95.6 RLdrain 2 5 10 RLsource 3 7 77.1

Mmed 16 6 8 8 MmedMOD Mstro 16 6 8 8 MstroMOD Mweak 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1 Rdrain 50 16 RdrainMOD 9.6e–3 Rgate 9 20 1.01 RSLC1 5 51 RSLCMOD 1.0e–6 RSLC2 5 50 1.0e3 Rsource 8 7 RsourceMOD 3.0e–3 Rvthres 22 8 RvthresMOD 1 Rvtemp 18 19 RvtempMOD 1 S1a 6 12 13 8 S1AMOD S1b 13 12 13 8 S1BMOD S2a 6 15 14 13 S2AMOD S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*190),3))}

.MODEL DbodyMOD D (IS=6.0E-11 N=1.09 RS=2.3e-3 TRS1=3.0e-3 TRS2=1.0e-6 + CJO=3.9e-9 M=0.65 TT=4.8e-8 XTI=4.2) .MODEL DbreakMOD D (RS=0.17 TRS1=3.0e-3 TRS2=-8.9e-6) .MODEL DplcapMOD D (CJO=1.0e-9 IS=1.0e-30 N=10 M=0.6)

.MODEL MmedMOD NMOS (VTO=3.55 KP=10 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1.01)
.MODEL MstroMOD NMOS (VTO=4.2 KP=145 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=2.9 KP=0.05 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=10.1 RS=0.1)

```
.MODEL RbreakMOD RES (TC1=1.1e-3 TC2=-9.0e-7)
```

.MODEL RdrainMOD RES (TC1=9.0e-3 TC2=3.5e-5)

.MODEL RSLCMOD RES (TC1=3.4e-3 TC2=1.5e-6)

.MODEL RsourceMOD RES (TC1=4.0e-3 TC2=1.0e-6)

.MODEL RvthresMOD RES (TC1=-4.1e-3 TC2=-1.4e-5)

.MODEL RvtempMOD RES (TC1=-4.0e-3 TC2=3.5e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-6.0 VOFF=-4.0)

.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4.0 VOFF=-6.0)

.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.4 VOFF=1.0)

.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=1.0 VOFF=-1.4)

.ENDS

NOTE: Note: For further discussion of the PSPICE model, consult *A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global* Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.




Figure 22.

SABER ELECTRICAL MODEL

```
REV April 2002
ttemplate FDB2532 n2,n1,n3
electrical n2,n1,n3
var i iscl
dp..model\ dbodymod = (isl=6.0e-11,nl=1.09,rs=2.3e-3,trs1=3.0e-3,trs2=1.0e-6,cjo=3.9e-9,m=0.65,tt=4.8e-8,xti=4.2)
dp..model dbreakmod = (rs=0.17,trs1=3.0e-3,trs2=-8.9e-6)
dp..model dplcapmod = (cjo=1.0e-9,isl=10.0e-30,nl=10,m=0.6)
m.model mmedmod = (type= n,vto=3.55,kp=10,is=1e-30,tox=1)
m.model mstrongmod = (type=\_n, vto=4.2, kp=145, is=1e-30, tox=1)
m..model mweakmod = (type=_n, vto=2.9, kp=0.05, is=1e-30, tox=1, rs=0.1)
sw vcsp..model s1amod = (ron=1e-5, roff=0.1, von=-6.0, voff=-4.0)
sw vcsp..model s1bmod = (ron=1e-5, roff=0.1, von=-4.0, voff=-6.0)
sw vcsp..model s2amod = (ron=1e-5, roff=0.1, von=-1.4, voff=1.0)
sw_vcsp..model s2bmod = (ron=1e-5, roff=0.1, von=1.0, voff=-1.4)
c.ca n12 n8 = 1.4e-9
c.cb n15 \ n14 = 1.6e-9
c.cin n6 n8 = 5.61e-9
dp.dbody n7 n5 = model = dbodymod
dp.dbreak n5 n11 = model=dbreakmod
dp.dplcap n10 n5 = model = dplcapmod
spe.ebreak n11 n7 n17 n18 = 159
spe.eds n14 \ n8 \ n5 \ n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evthres n6 n21 n19 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
i.it n8 n17 = 1
1.1gate n1 n9 = 9.56e-9
1.1drain n2 n5 = 1.0e-9
1.1source n3 n7 = 7.71e-9
res.rlgate n1 n9 = 95.6
res.rldrain n2 n5 = 10
res.rlsource n3 n7 = 77.1
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
res.rbreak n17 n18 = 1, tc1=1.1e-3,tc2=-9.0e-7
res.rdrain n50 n16 = 9.6e-3, tc1=9.0e-3,tc2=3.5e-5
res.rgate n9 \ n20 = 1.01
res.rslc1 n5 n51 = 1.0e-6, tc1=3.4e-3,tc2=1.5e-6
res.rslc2 n5 n50 = 1.0e3
res.rsource n8 n7 = 3.0e-3, tc1=4.0e-3,tc2=1.0e-6
res.rvthres n22 n8 = 1, tc1=-4.1e-3,tc2=-1.4e-5
res.rvtemp n18 n19 = 1, tc1=-4.0e-3,tc2=3.5e-6
```

```
 sw_v csp.s1a \ n6 \ n12 \ n13 \ n8 = model = s1amod \\ sw_v csp.s1b \ n13 \ n12 \ n13 \ n8 = model = s1bmod \\ sw_v csp.s2a \ n6 \ n15 \ n14 \ n13 = model = s2amod \\ sw_v csp.s2b \ n13 \ n15 \ n14 \ n13 = model = s2bmod \\ v.vbat \ n22 \ n19 = dc = 1 \\ equations \{ \\ i \ (n51 -> n50) \ += iscl \\ iscl: \ v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/190))** 3)) \} \\ \}
```




Figure 23.

JUNCTION SPICE THERMAL MODEL th REV 26 February 2002 FDB2532 CTHERM1 RTHERM1 CTHERM1 TH 6 7.5e-3 CTHERM2 6 5 8.0e-3 CTHERM3 5 4 9.0e-3 6 CTHERM4 4 3 2.4e-2 CTHERM5 3 2 3.4e-2 RTHERM2 CTHERM2 CTHERM6 2 TL 6.5e-2 RTHERM1 TH 6 3.1e-4 5 RTHERM2 6 5 2.5e-3 RTHERM3 5 4 2.0e-2 RTHERM4 4 3 8.0e-2 RTHERM3 CTHERM3 RTHERM5 3 2 1.2e-1 RTHERM6 2 TL 1.3e-1 **SABER THERMAL MODEL** CTHERM4 RTHERM4 SABER thermal model FDB2532 template thermal_model th tl thermal_c th, tl 3 ctherm.ctherm1 th 6 = 7.5e - 3RTHERM5 CTHERM5 ctherm.ctherm2 6 5 =8.0e-3ctherm.ctherm $3\ 5\ 4 = 9.0e - 3$ ctherm.ctherm4 4 3 = 2.4e - 22 ctherm.ctherm5 3 2 = 3.4e-2ctherm.ctherm6 2 tl =6.5e-2RTHERM6 CTHERM6 rrtherm.rtherm1 th 6 = 3.1e - 4rtherm.rtherm2 6 5 = 2.5e-3rtherm.rtherm $3\ 5\ 4 = 2.0e - 2$ rtherm.rtherm $4\ 4\ 3 = 8.0e - 2$ rtherm.rtherm5 3 2 = 1.2e-1CASE

PACKAGE MARKING AND ORDERING INFORMATION

rtherm.rtherm6 2 tl =1.3e-1


Device	Device Marking	Package	Reel Size	Tape Width	Shipping [†]
FDB2532	FDB2532	D ² –PAK (Pb–Free, Halide Free)	330 mm	24 mm	3000 Units / Tape & Reel
FDP2532	FDP2532	TO-220 (Pb-Free, Halide Free)	N/A	N/A	800 Units / Tube

Figure 24.

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





TO-220-3LD CASE 340AT ISSUE B

DATE 08 AUG 2022



DOCUMENT NUMBER:	98AON13818G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TO-220-3LD		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.






D²PAK-3 (TO-263, 3-LEAD) CASE 418AJ

ISSUE F

DATE 11 MAR 2021




RECOMMENDED
MOUNTING FOOTPRINT


For additional information on our Pb-Free strategy and soldering details, please downloo the DN Seniconductor Soldering and Mounting


NOTES


- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: INCHES
- 3. CHAMFER OPTIONAL.
- 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.005 PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE DUTERMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
- 5. THERMAL PAD CONTOUR IS OPTIONAL WITHIN DIMENSIONS E, L1, D1, AND E1.
- 6. OPTIONAL MOLD FEATURE.
- 7. ①,② ... OPTIONAL CONSTRUCTION FEATURE CALL DUTS.

	INCHES		MILLIMETERS	
DIM	MIN.	MAX.	MIN.	MAX.
A	0.160	0.190	4.06	4.83
A1	0.000	0.010	0.00	0.25
b	0.020	0.039	0.51	0.99
U	0.012	0.029	0.30	0.74
5	0.045	0.065	1.14	1.65
D	0.330	0.380	8.38	9.65
D1	0.260	i	6.60	
E	0.380	0.420	9.65	10.67
E1	0.245		6.22	
e	0.100 BSC		2.54 BSC	
Ξ	0.575	0.625	14.60	15.88
٦	0.070	0.110	1.78	2.79
L1		0.066		1.68
L2		0.070		1.78
L3	0.010 BSC		0.25 BSC	
М	0*	8*	0*	8*












VIEW A-A







VIEW A-A

OPTIONAL CONSTRUCTIONS

GENERIC MARKING DIAGRAMS*

XXXXXX = Specific Device Code

A = Assembly Location
WL = Wafer Lot

Y = Year WW = Work Week W = Week Code (SSG)

M = Month Code (SSG)
G = Pb-Free Package
AKA = Polarity Indicator

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:

98AON56370E

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

DESCRIPTION: D²P

D²PAK-3 (TO-263, 3-LEAD)

PAGE 1 OF 1

onsemi and ONSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under its patent rights nor the rights of others. If the product is to be used as a critical component in life support systems, or any FDA Class 3 medical devices or medical devices with a similar or equivalent classification in a foreign jurisdiction, or any devices intended for implantation in the human body, sale is subject to onsemi's advance written authorization for product use and a separate indemnification agreement signed by Buyer. Licensee agrees to indemnify, defend and hold harmless onsemi, its d

onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

THE LITERATURE IS PROVIDED BY ONSEMI TO YOU "AS IS" AND WITHOUT ANY REPRESENTATIONS OR WARRANTIES WHATSOEVER. WITHOUT LIMITING THE FOREGOING, ONSEMI (AND ITS LICENSORS/SUPPLIERS) HEREBY DISCLAIMS ANY AND ALL REPRESENTATIONS AND WARRANTIES IN RELATION TO THE BOARD, ANY MODIFICATIONS, OR THIS AGREEMENT, WHETHER EXPRESS, IMPLIED, STATUTORY OR OTHERWISE, INCLUDING WITHOUT LIMITATION ANY AND ALL REPRESENTATIONS AND WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, NON-INFRINGEMENT, AND THOSE ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE CUSTOM OR TRADE PRACTICE.

Unless agreed to in writing differently, all products are provided to you subject to the license and other terms per **onsemi**'s standard terms and conditions of sale. For more information and documentation, please visit www.onsemi.com.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library: } \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales