

MOSFET – Single, N-Channel, POWERTRENCH®

30 V, 6.5 A, 23 m Ω

FDN537N

General Description

This N-Channel MOSFET is produced using **onsemi** advanced POWERTRENCH[®] process that has been optimized for $r_{DS(on)}$, switching performance and ruggedness.

Features

- Max $r_{DS(on)} = 23 \text{ m}\Omega$ @ $V_{GS} = 10 \text{ V}$, $I_D = 6.5 \text{ A}$
- Max $r_{DS(on)} = 36 \text{ m}\Omega$ @ $V_{GS} = 4.5 \text{ V}$, $I_D = 6.0 \text{ A}$
- High Performance Trench Technology for Extremely Low r_{DS(on)}
- High Power and Current Handling Capability in a Widely Used Surface Mount Package
- Fast Switching Speed
- 100% UIL Tested
- This Device is Pb-Free and is RoHS Compliant

Application

• Primary DC-DC Switch

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C, unless otherwise noted)

Symbol	Parameter		Value	Unit
V _{DS}	Drain to Source Voltage		30	V
V_{GS}	Gate to Source Voltage (Note 3)		±20	V
I _D	Drain Current	Continuous (Package limited) T _C = 25°C	8.0	Α
		Continuous (Note 1a) T _A = 25°C	6.5	
		Pulsed	25	
P _D	Power Dissipation	(Note 1a)	1.5	W
		(Note 1b)	0.6	
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS (T_A = 25°C, unless otherwise noted)

Symbol	Parameter	Max	Unit
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	80	°C/W
	Thermal Resistance, Junction-to-Ambient (Note 1b)	180	

V _{DS}	R _{DS(ON)} MAX	I _D MAX
30 V	23 mΩ @ 10 V	6.5 A
	36 mΩ @ 4.5 V	



SOT-23/SUPERSOT™-23, 3 LEAD, 1.4x2.9 CASE 527AG

MARKING DIAGRAM




537 = Specific Device Code

M = Month CodePb-Free Package

(Note: Microdot may be in either location)

PIN ASSIGNMENT



ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.


ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHARA	CTERISTICS					
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	30	-	_	V
ΔBV_{DSS}	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, referenced to 25°C	-	18	-	mV/°C
ΔT_{J}						
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V	-	-	1	μΑ
I _{GSS}	Gate to Source Leakage Current, Forward	V _{GS} = 20 V, V _{DS} = 0 V	-	-	100	nA
N CHARAC	TERISTICS					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1.2	1.8	3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I _D = 250 μA, referenced to 25°C	-	-6	-	mV/°C
r _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 6.5 A	_	19	23	mΩ
, ,		V _{GS} = 4.5 V, I _D = 6.0 A	_	25	36	
		V _{GS} = 10 V, I _D = 6.5 A, T _J = 125°C	_	25	30	
9FS	Forward Transconductance	V _{DD} = 5 V, I _D = 6.5 A	_	24	_	S
YNAMIC CI	HARACTERISTICS					· •
C _{iss}	Input Capacitance	V _{DS} = 15 V, V _{GS} = 0 V, f = 1 MHz	_	360	465	pF
C _{oss}	Output Capacitance		-	143	180	pF
C _{rss}	Reverse Transfer Capacitance		_	22	35	pF
Rg	Gate Resistance		-	1.0	-	Ω
WITCHING	CHARACTERISTICS					
t _{d(on)}	Turn-On Delay Time	V _{DD} = 15 V, I _D = 6.5 A,	-	5	10	ns
t _r	Rise Time	$V_{GS} = 10 \text{ V}, \ R_{GEN} = 6 \Omega$	-	1	10	ns
t _{d(off)}	Turn-Off Delay Time		1	11	19	ns
t _f	Fall Time		1	1	10	ns
Q _{g(TOT)}	Total Gate Charge	$V_{GS} = 0 \text{ V to } 10 \text{ V}, V_{DD} = 15 \text{ V}, I_D = 6.5 \text{ A}$	1	6.0	8.4	nC
· ,		V _{GS} = 0 V to 4.5 V, V _{DD} = 15 V, I _D = 6.5 A	1	3.0	4.2	nC
Q _{gs}	Gate to Source Charge	V _{DD} = 15 V, I _D = 6.5 A	-	1.2	-	nC
Q_{gd}	Gate to Drain "Miller" Charge		1	1.1	_	nC
RAIN-SOU	RCE DIODE CHARACTERISTICS					
V _{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 6.5 A (Note 2)	_	0.86	1.2	V
t _{rr}	Reverse Recovery Time	I _F = 6.5 A, di/dt = 100 A/μs	1	14	22	ns
Q _{rr}	Reverse Recovery Charge	1	_	3	10	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:

1. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a) 80°C/W when mounted on a 1 in² pad of 2 oz copper




b) 180°C/W when mounted on a minimum pad

- 2. Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%. 3. As an N-ch device, the negative V_{GS} rating is for low duty cycle pulse occurrence only. No continuous rating is implied.

TYPICAL CHARACTERISTICS


(T_J = 25°C unless otherwise noted)



3.5 Drain to Source On-Resistance $V_{GS} = 3.5 \text{ V}$ 3.0 $V_{GS} = 4 V$ 2.5 Normalized PULSE DURATION = 80µs DUTY CYCLE = 0.5% MAX 2.0 $V_{GS} = 4.5 \text{ V}$ $V_{GS} = 6 V$ $V_{GS} = 10 V$ 0.5 o, 5 10 15 20 25 ID, Drain Current (A)

Figure 1. On Region Characteristics

Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage







Figure 3. Normalized On–Resistance vs Junction Temperature

Figure 4. On-Resistance vs Gate to Source Voltage







Figure 5. Transfer Characteristics

Figure 6. Source to Drain Diode Forward Voltage vs Source Current

TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$




500 (b) 0 Ciss 100 f = 1 MHz V_{GS} = 0 V 0.1 1 10 30

Figure 7. Gate Charge Characteristics

Figure 8. Capacitance vs Drain to Source Voltage

V_{DS}, Drain to Source Voltage (V)







Figure 9. Unclamped Inductive Switching Capability

Figure 10. Maximum Continuous Drain Current vs Ambient Temperature






Figure 11. Forward Bias Safe Operating Area

Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS (continued)

(T_J = 25°C unless otherwise noted)




Figure 13. Junction-to-Ambient Transient Thermal Response Curve

PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Shipping [†]
FDN537N	537	SOT-23/SUPERSOT-23, 3 LEAD, 1.4x2.9 (Pb-Free, Halide Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

SUPERSOT is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.








SOT-23/SUPERSOT™-23, 3 LEAD, 1.4x2.9 CASE 527AG **ISSUE A**


DATE 09 DEC 2019





NOTES: UNLESS OTHERWISE SPECIFIED

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONS ARE EXCLUSIVE OF BURRS,
 MOLD FLASH AND TIE BAR EXTRUSIONS.

DIM	MIN.	NOM.	OM. MAX.	
Α	0.85	0.95	1.12	
A1	0.00	0.05	0.10	
b	0.370	0.435	0.508	
С	0.085	0.150	0.180	
D	2.80	2.92	3.04	
Е	2.31	2.51	2.71	
E1	1.20	1.40	1.52	
е	0.95 BSC			
e1	1.90 BSC			
Ĺ	0.33	0.38	0.43	







LAND PATTERN RECOMMENDATION*

*FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM*

XXXM=

XXX = Specific Device Code = Month Code

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON34319E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TION: SOT-23/SUPERSOT-23, 3 LEAD, 1.4X2.9		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves brisefin and of 160 m are trademarked to demonstrate the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales