

MOSFET – Dual, N-Channel, Logic Level, POWERTRENCH® FDC6561AN

V _{DSS}	R _{DS(ON)} MAX	I _D MAX
30 V	0.095 Ω @ 10 V	2.5 A
	0.145 Ω @ 4.5 V	

General Description

These N-Channel Logic Level MOSFETs are produced using onsemi's advanced POWERTRENCH process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance. These devices are well suited for all applications where small size is desirable but especially low cost DC/DC conversion in battery powered systems.


Features

- 2.5 A, 30 V
 - ◆ R_{DS(ON)} = 0.095 Ω @ V_{GS} = 10 V
 - ◆ R_{DS(ON)} = 0.145 Ω @ V_{GS} = 4.5 V
- Very Fast Switching. Low Gate Charge (2.1 nC Typical)
- SUPERSOT™-6 Package: Small Footprint (72% Smaller than Standard SO-8); Low Profile (1 mm Thick)
- This is a Pb-Free Device

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)


Symbol	Parameter	Conditions	Ratings	Unit
V _{DSS}	Drain-Source Voltage		30	V
V _{GSS}	Gate-Source Voltage	- Continuous	±20	V
I _D	Drain Current	- Continuous	2.5	A
		- Pulsed	10	
P _D	Maximum Power Dissipation	(Note 1a)	0.96	W
		(Note 1b)	0.9	
		(Note 1c)	0.7	
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.




TSOT23 6-Lead (SUPERSOT-6)
CASE 419BL

MARKING DIAGRAM



561 = Device Code
M = Date Code

PIN ASSIGNMENT



ORDERING INFORMATION

Device	Package	Shipping†
FDC6561AN	TSOT23 6-Lead (SUPERSOT-6)	3000 / Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

FDC6561AN


THERMAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Ratings	Unit
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	130	$^\circ\text{C}/\text{W}$
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	60	$^\circ\text{C}/\text{W}$


1. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a. $130^\circ\text{C}/\text{W}$ on a 0.125 in^2 pad of 2oz copper.



b. $140^\circ\text{C}/\text{W}$ on a 0.005 in^2 pad of 2oz copper.



c. $180^\circ\text{C}/\text{W}$ on a minimum pad.

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
--------	-----------	------------	-----	-----	-----	------

OFF CHARACTERISTICS

BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	30	–	–	V
$\Delta BV_{DSS} / \Delta T_J$	Breakdown Voltage Temp. Coefficient	$I_D = 250\ \mu\text{A}$, Referenced to 25°C	–	23.6	–	$\text{mV}/^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24\text{ V}, V_{GS} = 0\text{ V}$	–	–	1	μA
		$V_{DS} = 24\text{ V}, V_{GS} = 0\text{ V}, T_J = 55^\circ\text{C}$	–	–	10	μA
I_{GSSF}	Gate – Body Leakage, Forward	$V_{GS} = 20\text{ V}, V_{DS} = 0\text{ V}$	–	–	100	nA
I_{GSSR}	Gate – Body Leakage, Reverse	$V_{GS} = -20\text{ V}, V_{DS} = 0\text{ V}$	–	–	-100	nA

ON CHARACTERISTICS (Note 2)

$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	1	1.8	3	V
$\Delta V_{GS(th)} / \Delta T_J$	Gate Threshold Voltage Temp. Coefficient	$I_D = 250\ \mu\text{A}$, Referenced to 25°C	–	-4	–	$\text{mV}/^\circ\text{C}$
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = 10\text{ V}, I_D = 2.5\text{ A}$	–	0.082	0.095	Ω
		$V_{GS} = 10\text{ V}, I_D = 2.5\text{ A}, T_J = 125^\circ\text{C}$	–	0.122	0.152	
		$V_{GS} = 4.5\text{ V}, I_D = 2.0\text{ A}$	–	0.113	0.145	
$I_{D(on)}$	On-State Drain Current	$V_{GS} = 10\text{ V}, V_{DS} = 5\text{ V}$	10	–	–	A
g_{FS}	Forward Transconductance	$V_{DS} = 5\text{ V}, I_D = 2.5\text{ A}$	–	5	–	S

DYNAMIC CHARACTERISTICS

C_{iss}	Input Capacitance	$V_{DS} = 15\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}$	–	220	–	pF
C_{oss}	Output Capacitance		–	50	–	pF
C_{riss}	Reverse Transfer Capacitance		–	25	–	pF

SWITCHING CHARACTERISTICS (Note 2)

$t_{D(on)}$	Turn – On Delay Time	$V_{DD} = 5\text{ V}, I_D = 1\text{ A}, V_{GS} = 10\text{ V}, R_{GEN} = 6\ \Omega$	–	6	12	ns
t_r	Turn – On Rise Time		–	10	18	ns
$t_{D(off)}$	Turn – Off Delay Time		–	12	22	ns
t_f	Turn – Off Fall Time		–	2	6	ns
Q_g	Total Gate Charge	$V_{DS} = 15\text{ V}, I_D = 2.5\text{ A}, V_{GS} = 5\text{ V}$	–	2.3	3.2	nC
Q_{gs}	Gate-Source Charge		–	0.7	1	nC
Q_{gd}	Gate-Drain Charge		–	0.9	1.3	nC

DRAIN-SOURCE DIODE CHARACTERISTICS

I_S	Continuous Source Diode Current	–	–	0.75	A	
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{ V}, I_S = 0.75\text{ A}$ (Note 2)	–	0.78	1.2	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Pulse Test: Pulse Width < $300\ \mu\text{s}$, Duty Cycle < 2.0%.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On Region Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 3. On-Resistance Variation with Temperature




Figure 4. On-Resistance Variation with Gate-to-Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

FDC6561AN

TYPICAL ELECTRICAL CHARACTERISTICS (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve

(Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.)

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.


SUPERMOS is trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.




1
SCALE 2:1

TSOT23 6-Lead
CASE 419BL
ISSUE A


DATE 31 AUG 2020




TOP VIEW



FRONT VIEW




DETAIL A



SIDE VIEW

SYMM
⌀



LAND PATTERN
RECOMMENDATION


*FOR ADDITIONAL INFORMATION ON OUR
Pb-FREE STRATEGY AND SOLDERING DETAILS,
PLEASE DOWNLOAD THE ON SEMICONDUCTOR
SOLDERING AND MOUNTING TECHNIQUES
REFERENCE MANUAL, SOLDERRM/D.

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.25MM PER END. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.
4. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	0.90	1.00	1.10
A1	0.00	0.05	0.10
A2	0.70	0.85	1.00
A3	0.25 BSC		
b	0.25	0.38	0.50
c	0.10	0.18	0.26
D	2.80	2.95	3.10
d	0.30 REF		
E	2.50	2.75	3.00
E1	1.30	1.50	1.70
e	0.95 BSC		
e1	1.90 BSC		
L1	0.60 REF		
L2	0.20	0.40	0.60
⊖	0°	--	10°

GENERIC
MARKING DIAGRAM*



- XXX = Specific Device Code
- M = Date Code
- = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON83292G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	TSOT23 6-Lead	PAGE 1 OF 1

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales