

MOSFET - N-Channel, POWERTRENCH®

100 V, 214 A, 3.5 m Ω

FDB035N10A

Description

This N-Channel MOSFET is produced using **onsemi**'s advance POWERTRENCH process that has been tailored to minimize the on-state resistance while maintaining superior switching performance.

Features

- $R_{DS(on)} = 3.0 \text{ m}\Omega$ (Typ.) @ $V_{GS} = 10 \text{ V}$, $I_D = 75 \text{ A}$
- Fast Switching Speed
- Low Gate Charge, $Q_G = 89 \text{ nC}$ (Typ.)
- High Performance Trench Technology for Extremely Low R_{DS(on)}
- High Power and Current Handling Capability
- RoHS Compliant

Applications

- Synchronous Rectification for ATX / Server / Telecom PSU
- Battery Protection Circuit
- Motor Drives and Uninterruptible Power Supplies
- Micro Solar Inverter

V _{DSS}	R _{DS(ON)} MAX	I _D MAX	
100 V	3.5 m Ω @ 10 V	214 A*	

^{*}Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 120 A.



D²PAK-3 (TO-263, 3-LEAD) CASE 418AJ

MARKING DIAGRAM




\$Y = Logo

&Z = Assembly Plant Code &3 = 3-Digit Date Code Format

&K = 2-Digits Lot Run Traceability Code

FDB035N10A = Device Code



N-Channel

ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.

1

MOSFET MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Symbol	Para	FDB035N10A	Unit	
V_{DSS}	Drain to Source Voltage	100	V	
V _{GSS}	Gate to Source Voltage	±20	V	
I _D	Drain Current – Continuous (T _C = 25°C, Silicon Limited)		214*	Α
		- Continuous (T _C = 100°C, Silicon Limited)	151*	
		- Continuous (T _C = 25°C, Package Limited)	120	
I _{DM}	Drain Current	- Pulsed (Note 1)	856	Α
E _{AS}	Single Pulsed Avalanche Energy (Note 2)		658	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)		6.0	V/ns
P_{D}	Power Dissipation	(T _C = 25°C)	333	W
		– Derate Above 25°C	2.22	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		−55 to +175	°C
TL	Maximum Lead Temperature for Soldering, 1/8" from Case for 5 Seconds		300	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

*Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 120 A.

1. Repetitive rating: pulse–width limited by maximum junction temperature.

2. Starting $T_J = 25^{\circ}C$, L = 1 mH, $I_{AS} = 36.3$ A.

3. $I_{SD} \le 75$ A, $I_{AS} = 36.3$ A, $I_{AS} = 36.3$

THERMAL CHARACTERISTICS

Symbol	Parameter	FDB035N10A	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case, Max.	0.45	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Minimum Pad of 2-oz Copper), Max.	62.5	
	Thermal Resistance, Junction to Ambient (1 in ² Pad of 2-oz Copper), Max.	40	

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHAR	ACTERISTICS				•	
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A$, $V_{GS} = 0 V$, $T_C = 25^{\circ}C$	100	-	_	V
$\Delta BV_{DSS} / \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C	-	0.07	-	V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 80 V, V _{GS} = 0 V	1		1	μΑ
		V _{DS} = 80 V, T _C = 150°C	-	-	- 500	
I _{GSS}	Gate to Body Leakage Current $V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$		-	-	±100	nA
ON CHARA	ACTERISTICS					
V _{GS(th)}	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	2.0	-	4.0	V
R _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 75 A	-	3.0	3.5	mΩ
9FS	Forward Transconductance	V _{DS} = 10 V, I _D = 75 A	-	167	-	S
OYNAMIC	CHARACTERISTICS					
C _{iss}	Input Capacitance	V _{DS} = 25 V, V _{GS} = 0 V, f = 1 MHz	-	5485	7295	pF
C _{oss}	Output Capacitance	7	_	2430	3230	pF
C _{rss}	Reverse Transfer Capacitance	7	_	210	-	pF
Q _{g(tot)}	Total Gate Charge at 10 V	V _{DS} = 80 V, I _D = 75 A, V _{GS} = 10 V	-	89	116	nC
Q _{gs}	Gate to Source Gate Charge	(Note 4)	-	24	-	nC
Q _{gs2}	Gate Charge Threshold to Plateau	7	-	8	-	nC
Q _{gd}	Gate to Drain "Miller" Charge	7	-	25	-	nC
SWITCHIN	G CHARACTERISTICS	•				•
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 50 \text{ V}, I_D = 75 \text{ A}, V_{GS} = 10 \text{ V},$	_	22	54	ns
t _r	Turn-On Rise Time	$R_G = 4.7 \Omega \text{ (Note 4)}$	_	54	118	ns
t _{d(off)}	Turn-Off Delay Time	7	_	37	84	ns
t _f	Turn-Off Fall Time	7	_	11	32	ns
ESR	Equivalent Series Resistance (G-S)	f = 1 MHz	-	1.2	-	Ω
DRAIN-SO	URCE DIODE CHARACTERISTICS	•				•
Is	Maximum Continuous Drain to Source Diode Forward Current		-	-	214*	Α
I _{SM}	Maximum Pulsed Drain to Source Diode Forward Current		-	-	856	Α
V _{SD}	Drain to Source Diode Forward Voltage	V _{GS} = 0 V, I _{SD} = 75 A	-	-	1.25	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0 V, I _{SD} = 75 A, V _{DD} = 80 V,	-	72	-	ns
Q _{rr}	Reverse Recovery Charge	dl _F /dt = 100 A/μs	_	129	_	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

*Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 120 A.

4. Essentially independent of operating temperature typical characteristics.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs.
Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 6. Gate Charge Characteristics

TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 11. Unclamped Inductive Switching Capability




Figure 8. On-Resistance Variation vs. Temperature




Figure 10. Maximum Drain Current vs. Case Temperature

TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 12. Transient Thermal Response Curve




Figure 13. Gate Charge Test Circuit & Waveform




Figure 14. Resistive Switching Test Circuit & Waveforms




Figure 15. Unclamped Inductive Switching Test Circuit & Waveforms




Figure 16. Peak Diode Recovery dv/dt Test Circuit & Waveforms

PACKAGE MARKING AND ORDERING INFORMATION

Part Number	Top Mark	Package	Reel Size	Tape Width	Shipping [†]
FDB035N10A	FDB035N10A	D ² -PAK	330 mm	24 mm	800 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.






D²PAK-3 (TO-263, 3-LEAD) CASE 418AJ

ISSUE F

DATE 11 MAR 2021




RECOMMENDED
MOUNTING FOOTPRINT


For additional information on our Pb-Free strategy and soldering details, please downloo the DN Seniconductor Soldering and Mounting


NOTES


- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: INCHES
- 3. CHAMFER OPTIONAL.
- 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.005 PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE DUTERMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
- 5. THERMAL PAD CONTOUR IS OPTIONAL WITHIN DIMENSIONS E, L1, D1, AND E1.
- 6. OPTIONAL MOLD FEATURE.
- 7. ①,② ... OPTIONAL CONSTRUCTION FEATURE CALL DUTS.

	INCHES		MILLIN	ETERS
DIM	MIN.	MAX.	MIN.	MAX.
A	0.160	0.190	4.06	4.83
A1	0.000	0.010	0.00	0.25
b	0.020	0.039	0.51	0.99
U	0.012	0.029	0.30	0.74
5	0.045	0.065	1.14	1.65
D	0.330	0.380	8.38	9.65
D1	0.260	i	6.60	
E	0.380	0.420	9.65	10.67
E1	0.245		6.22	
e	0.100	BSC	2.54 BSC	
Ξ	0.575	0.625	14.60	15.88
٦	0.070	0.110	1.78	2.79
L1		0.066		1.68
L2		0.070		1.78
L3	0.010 BSC		0.25 BSC	
М	0*	8*	0*	8*












VIEW A-A







VIEW A-A

OPTIONAL CONSTRUCTIONS

GENERIC MARKING DIAGRAMS*

XXXXXX = Specific Device Code

A = Assembly Location
WL = Wafer Lot

Y = Year WW = Work Week W = Week Code (SSG)

M = Month Code (SSG)
G = Pb-Free Package
AKA = Polarity Indicator

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:

98AON56370E

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

DESCRIPTION: D²P

D²PAK-3 (TO-263, 3-LEAD)

PAGE 1 OF 1

onsemi and ONSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales