MOSFET – N-Channel, SUPERFET II, FRFET

600 V, 52 A, 72 m Ω

FCH072N60F-F085

Description

SUPERFET[®] II MOSFET is ON Semiconductor's brand-new high voltage super-junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on-resistance and lower gate charge performance. This technology is tailored to minimize conduction loss, provide superior switching performance, dv/dt rate and higher avalanche energy. Consequently SUPERFETII is very well suited for the Soft switching and Hard Switching topologies like High Voltage Full Bridge and Half Bridge DC-DC, Interleaved Boost PFC, Boost PFC for HEV-EV automotive. SUPERFET II FRFET[®] MOSFET's optimized body diode reverse recovery performance can remove additional component and improve system reliability.

Features

- Typical $R_{DS(on)} = 62 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 26 \text{ A}$
- Typical $Q_{g(tot)} = 160 \text{ nC}$ at $V_{GS} = 10 \text{ V}$, $I_D = 26 \text{ A}$
- UIS Capability
- Qualified to AEC Q101 and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant

Applications


- Automotive On Board Charger
- Automotive DC/DC Converter for HEV



ON Semiconductor®

www.onsemi.com


V _{DSS}	R _{DS(ON)} MAX	I _D MAX
600 V	72 mΩ	52 A



N-Channel MOSFET



MARKING DIAGRAM



ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

Unit V V А

mJ V/ns

W W/°C °C

MAXIMUM R	ATINGS ($T_C = 25^{\circ}C$, unless otherwise specified)			
Symbol	Parameter		Ratings	l
V _{DSS}	Drain to Source Voltage		600	
V _{GS}	Gate to Source Voltage		±20	
Ι _D		25°C 100°C	52 33	
	Pulsed Drain Current		See Fig. 4	
E _{AS}	Single Pulsed Avalanche Rating (Note 2)		1128	
dv/dt	MOSFET dv/dt		100	
	Peak Diode Recovery dv/dt (Note 3)		50	
PD	Power Dissipation		481	
	Derate Above 25°C		3.85	١
T _J , T _{STG}	Operating and Storage Temperature (Note 4)		–55 to +150	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Current is limited by bondwire configuration.

2. Starting $T_J = 25^{\circ}$ C, L = 25 mH, I_{AS} = 9.5 A, V_{DD} = 100 V during inductor charging and V_{DD} = 0 V during time in avalanche. 3. I_{SD} \leq 26 A, di/dt \leq 200 A/µs, V_{DD} \leq 380 V, starting $T_J = 25^{\circ}$ C. 4. R_{0JA} is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{0JC} is guaranteed by design, while R_{0JA} is determined by the board design. The maximum rating presented here is based on mounting on a 1 in² pad of 2oz copper.

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case, Max.	0.26	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient, Max. (Note 4)	40	

PACKAGE MARKING AND ORDERING INFORMATION

Part Number	Top Marking	Package	Reel Size	Tape Width	Quantity
FCH072N60F-F085	FCH072N60F	TO-247-3LD	-	-	30


FI FCTRICAL CHARACTERISTICS ($T_c = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
F CHARAC	TERISTICS	•				•
BV _{DSS}	Drain to Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 250 \ \mu\text{A}$	600	-	-	V
I _{DSS}	Drain to Source Leakage Current	V_{DS} = 600 V, V_{GS} = 0 V, T_J = 25 $^\circ C$	-	-	10	μA
		V_{DS} = 600 V, V_{GS} = 0 V, T_{J} = 150°C (Note 5)	-	-	1	mA
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}$	-	-	±100	nA
I CHARACT	ERISTICS					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \ \mu A$	3.0	4.0	5.0	V
r _{DS(on)}	Drain to Source On Resistance	V_{GS} = 10 V, I _D = 26 A, T _J = 25°C	-	62	72	mΩ
		V_{GS} = 10 V, I _D = 26 A, T _J = 150°C (Note 5)	-	154	195	mΩ
	ARACTERISTICS					
C _{iss}	Input Capacitance	V_{DS} = 100 V, V_{GS} = 0 V, f = 1 MHz	-	6330	-	pF
C _{oss}	Output Capacitance	-	-	199	-	pF
C _{rss}	Reverse Transfer Capacitance		-	1.25	-	pF
Rg	Gate Resistance	f = 1 MHz	-	0.46	-	Ω
Q _{g(TOT)}	Total Gate Charge	V _{DD} = 380 V, I _D = 26 A, V _{GS} = 10 V	-	160	210	nC
Q _{g(th)}	Threshold Gate Charge		_	11	16	nC
Q _{gs}	Gate to Source Gate Charge	1	-	34	-	nC
Q _{gd}	Gate to Drain "Miller" Charge		-	67	-	nC
VITCHING C	HARACTERISTICS					
t _{on}	Turn-On Time	$V_{DD} = 380 \text{ V}, \text{ I}_{D} = 26 \text{ A},$	-	75	100	ns
t _{d(on)}	Turn-On Delay Time	V _{GS} = 10 V, R _G = 4.7 Ω	-	44	-	ns
t _r	Rise Time		-	31	-	ns
t _{d(off)}	Turn-Off Delay Time		-	128	-	ns
t _f	Fall Time		-	22	-	ns
t _{off}	Turn-Off Time		_	150	200	ns

V _{SD}	Source to Drain Diode Voltage	I_{SD} = 26 A, V_{GS} = 0 V	-	-	1.2	V
T _{rr}	Reverse Recovery Time	$I_{F} = 26 \text{ A}, \text{ dI}_{SD}/\text{dt} = 100 \text{ A}/\mu\text{s}$	-	185	-	ns
Q _{rr}	Reverse Recovery Charge	V _{DD} = 480 V	-	1515	-	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. The maximum value is specified by design at $T_J = 150^{\circ}$ C. Product is not tested to this condition in production.

TYPICAL CHARACTERISTICS








Figure 2. Maximum Continuous Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

TYPICAL CHARACTERISTICS (continued)






Figure 5. Forward Bias Safe Operating Area










Figure 7. Forward Diode Characteristics








Figure 9. Saturation Characteristics

TYPICAL CHARACTERISTICS (continued)




Figure 11. Normalized R_{DSON} vs. Junction Temperature




Figure 12. Normalized Gate Threshold Voltage vs. Temperature






Figure 13. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature









Figure 16. Eoss vs. Drain to Source Voltage








Figure 18. Resistive Switching Test Circuit & Waveforms




Figure 19. Unclamped Inductive Switching Test Circuit & Waveforms




Figure 20. Peak Diode Recovery dv/dt Test Circuit & Waveforms

SUPERFET is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. FRFET is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other

FRFET is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.



TO-247-3LD SHORT LEAD CASE 340CK **ISSUE A**

DATE 31 JAN 2019



onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>