# Onsemi

## **Buck Regulator,** Synchronous, 3.33 MHz, 1 A

## **FAN53745**

#### Description

The FAN53745 is a low quiescent current step-down DC-DC converter that delivers a regulated output voltage from an input supply of 2.3 V to 5.5 V. The combination of built-in power transistors, synchronous rectification, and a tiny solution size make the device ideal for portable applications.

The converter normally operates in PWM Mode at a typical fixed-frequency of 3.33 MHz. At moderate and light loads, the device will transition into PFM Mode to maintain high efficiency and excellent transient response. Additionally, a low power Shutdown Mode reduces power consumption when the device is disabled.

The FAN53745 is available in 6-bump, 0.4 mm pitch, Wafer-Level Chip-Scale Package (WLCSP).

#### Features

- Proprietary Current Mode Architecture
- Wide Input Voltage Range: 2.3 V to 5.5 V
- 1 A Load Capability
- PFM / PWM Modes for High Efficiency
- I<sup>2</sup>C-compatible Interface
- Programmable Output Voltage: 0.9 V to 3.3 V
- Programmable Current Limit: 440 mA to 2090 mA
- Internal Soft-Start
- Protection Faults (OT, Input UVLO, Output Short and Reverse Current)
- Automatic Pass-Through Operation
- Hardware Reset when Holding SCL Low
- Pb-Free and RoHS Compliant

#### Applications

- · Smart Phones
- Smart Watch
- Health Monitoring
- Sensor Drive
- Energy Harvesting
- Utility and Safety Modules
- RF Modules



DATA SHEET

www.onsemi.com

WLCSP6 CASE 567WU

#### MARKING DIAGRAM



- = 2-Weeks Date Code
- = Assembly Plant Code

Ζ



Figure 1. Typical Application

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 2 of this data sheet.

1

#### **ORDERING INFORMATION**

Part Number	Device Marking	Output Voltage	Slave Address	Temperature Range	Package	Shipping <sup>†</sup>
FAN53745UC00X	MJ	2.5 V	7h'20	–40 °C to +85 °C	6-bump WLCSP,	Tape & Reel
FAN53745UC01X	MK	2.0 V	7h'30		3/B 1.50 X 0.94	
FAN53745UC02X (In Development)	MM	2.6 V	7h'32			

For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

### **BLOCK DIAGRAM**



Figure 2. Block Diagram

#### **PRODUCT PIN ASSIGNMENTS**



#### Figure 3. Pin Arrangement

#### **PIN DESCRIPTION**

Pin No.	Name	Description
A1	SDA	Serial Interface Data. I <sup>2</sup> C input/output data line pin. Do not leave this pin floating.
A2	VIN	Input Voltage. Power input to converter. Place input decoupling capacitor as close to the this pin as possible.
B1	SCL	Serial Interface Clock. I <sup>2</sup> C Clock input pin. Holding this pin low for 100 ms will generate a hardware reset. Do not leave this pin floating.
B2	SW	Switching Node. Connect to one side of the inductor.
C1	FB	Feedback. Connect to positive side of output capacitor.
C2	GND	Ground. Power and IC ground. All signals are referenced to this pin.

#### MAXIMUM RATINGS

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V <sub>IN</sub>	Input Voltage		-0.3	-	6.0	V
V <sub>SW</sub>	Voltage on SW Pin		-0.3	-	6.0	V
V <sub>CTRL</sub>	SDA and SCL Pins		-0.3	-	(Note 1)	V
	FB Pin		-0.3	-	(Note 1)	V
ESD	Electrostatic Discharge Protection Level	Human Body Model	-	2.0	-	kV
ESD	Electrostatic Discharge Protection Level	Charged Device Model	-	500	-	V
TJ	Junction Temperature		-40	-	+150	°C
T <sub>STG</sub>	Storage Temp		-40	-	+150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Lesser of 6 V or VIN + 0.3 V.

#### THERMAL CHARACTERISTICS (Note 2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Q <sub>JA</sub>	Junction-to-Ambient Thermal Resistance		-	65	-	°C/W

2. Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with two-layer 2s2p with VIAs boards in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature TJ(max) at a given ambient temperature TA.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IN</sub>	Supply Voltage Range		2.3	-	5.5	V
L	Inductor		-	0.47	-	μΗ
C <sub>IN</sub>	Input Capacitor		-	4.7	-	μF
C <sub>OUT</sub>	Output Capacitor		-	2x10	-	μF
I <sub>OUT</sub>	Output Current		-	-	1000	mA
T <sub>A</sub>	Operating Ambient Temperature		-40	-	+85	°C
TJ	Junction Temperature		-40	_	+125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

ELECTRICAL	CHARACTERISTICS	(Minimum and maximum values are at V <sub>IN</sub> = 3.8 V, V <sub>OUT</sub> = 0.9 to 3.3 V, T <sub>A</sub> = –40 °C to +85 °C unless
otherwise noted	Typical values are at $T_A$	= 25 °C, V <sub>IN</sub> = 3.8 V, V <sub>OUT</sub> = 2.6 V)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit			
OPERATING CU	PERATING CURRENT								
IRESET	Shutdown Supply Current	ENABLE bit = 0, No Load, SCL pulled low	-	0.25	0.8	μA			
I <sub>IDLE</sub>	Standby Supply Current	ENABLE bit = 0, No Load	-	15.4	13	μA			
IQ <sub>PFM</sub>	PFM Quiescent Current	ENABLE bit = 1, PFM Mode, Non Switching, No Load	İ	43	57	μA			
IQ <sub>PWM</sub>	PWM Quiescent Current (Note 4)	ENABLE bit = 1, FPWM Mode, No Load	-	8.5	15	mA			
IQ <sub>PT_PFM</sub>	PASS-THRU from PFM Current Consumption (Note 4)	$ENABLE = 1, V_{OUT\_TARGET} > V_{IN} > V_{UVLO}$	I	80	93	μA			
IQ <sub>PT_PWM</sub>	PASS-THRU from PWM Current Consumption (Note 4)	ENABLE bit = 1, V <sub>OUT_TARGET</sub> > V <sub>IN</sub> > V <sub>UVLO</sub>	_	80	93	μÂ			

#### OUTPUT VOLTAGE

VO <sub>MIN</sub>	Programmable Output Voltage		-	0.900	-	V
VO <sub>MAX</sub>	Range		-	3.300	-	V
VO <sub>DVS</sub>	Programmable Voltage Slew Rate		-	0.5, 1.0, 1.25, 2.0, 2.5, 3.75, 5, 10	-	mV/μ s
VO <sub>DVS_ACC</sub>	Programmable Voltage Slew Rate for 0.5 to 3.75 mV/µs Scaling Settings	$V_{\rm IN}$ = 2.3 to 4.9 V & V_{\rm IN} > V_{\rm OUT} + 500 mV	-10	_	+10	%
	Programmable Voltage Slew Rate for 5 mV/ $\!\mu s$ and 10 mV/ $\!\mu s$	$V_{\text{IN}}$ = 2.3 to 4.9 V & V_{\text{IN}} > V_{\text{OUT}} + 500 mV	-20	_	+20	%
T <sub>DVS</sub>	Period from I <sup>2</sup> C command to ramp start	$V_{\rm IN}$ = 2.3 to 4.9 V & V_{\rm IN} > V_OUT + 500 mV	-	_	40	μs

#### **PWM VOLTAGE ACCURACY**

VOUT <sub>ACC</sub>	Output Voltage Accuracy	$V_{\text{IN}}$ = 2.3 to 4.9 V & V_{\text{IN}} > V_{\text{OUT}} + 500 mV, $V_{\text{OUT}}$ = 0.9 V to 1.5 V, Forced PWM Mode, $I_{\text{OUT}}$ = 0 A	-20	-	+20	mV
		$V_{\text{IN}}$ = 2.3 to 4.9 V & V_{\text{IN}} > V_{\text{OUT}} + 500 mV, $V_{\text{OUT}}$ = 1.5 V to 3.3 V, Forced PWM Mode, $I_{\text{OUT}}$ = 0 A	-1.5	-	+1.5	%

#### PFM VOLTAGE ACCURACY

VOUT <sub>ACC</sub>	Output Voltage Accuracy	$V_{\text{IN}}$ = 2.3 to 4.9 V & V_{\text{IN}} > V_{\text{OUT}} + 500 mV, $V_{\text{OUT}}$ = 0.9 V to 1.5 V, PFM Mode, $I_{\text{OUT}}$ = 0 A	-45	-	+45	mV
		$\label{eq:VIN} \begin{array}{l} V_{IN} = 2.3 \text{ to } 4.9 \text{ V & } V_{IN} > V_{OUT} + 500 \text{ mV}, \\ V_{OUT} = 1.5 \text{ V to } 3.3 \text{ V}, \text{ PFM Mode}, \\ I_{OUT} = 0 \text{ A} \end{array}$	-2.75	-	+2.75	%

#### CURRENT LIMIT

ILIM <sub>PWM_AC</sub> C	Peak Inductor Current Limit Accuracy	Peak current accuracy for ≤ 1.0 A pk setting, open loop	-25	_	+25	%
		Peak current accuracy for > 1.0 A pk setting, open loop	-12	-	+12	%
ILIM <sub>PFM_ACC</sub>		PFM peak current accuracy for < 1.0 A pk setting, open loop	-30	-	+30	%
		PFM peak current accuracy for > 1.0 A pk setting, open loop	-20	-	+20	%
ILIM <sub>NEG</sub>	Negative Current		-700	-1000	-1300	mA

ELECTRICAL	CHARACTERISTICS (	(Minimum and maximum values are at V <sub>IN</sub> = 3.8 V, V <sub>OUT</sub> = 0.9 to 3.3 V, T <sub>A</sub> = –40 °C to +85 °C un	less
otherwise noted.	Typical values are at TA =	= 25 °C, V <sub>IN</sub> = 3.8 V, V <sub>OUT</sub> = 2.6 V) (continued)	

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
PFM <-> PWM	THRESHOLDS					
I <sub>PFM</sub>	I <sub>OUT</sub> where part transitions into PFM		-	103	-	mA
I <sub>PWM</sub>	I <sub>OUT</sub> where part transitions into PWM		-	135	-	mA
UVLO DETECT	ION				•	
V <sub>UVLO_RISE</sub>	Under-Voltage Lockout Threshold	Rising V <sub>IN</sub>	2.10	2.15	2.20	V
V <sub>UVLO_FALL</sub>	Under-Voltage Lockout Threshold	Falling V <sub>IN</sub>	2.00	2.05	2.10	V
V <sub>UVLO_HYS</sub>	UVLO Hystersis		-	100	-	mV
POWER MOSF	ETs RDSON					
RDS <sub>ON_NMO</sub> s	NMOS Resistance (Ball-to-Ball)	$V_{IN} = V_{GS} = 3.8 V$	-	92	-	mΩ
RD <sub>ON_PMOS</sub>	PMOS Resistance (Ball-to-Ball)	V <sub>IN</sub> = V <sub>GS</sub> = 3.8 V	-	125	-	mΩ
GENERAL	•	•		•	•	
F <sub>SW</sub>	Switching Frequency	PWM, I <sub>OUT</sub> = 0 A	3.00	3.33	3.67	MHz
R <sub>BK_DIS</sub>	Output Discharge Resistance		80	100	120	Ω
I <sup>2</sup> C TIMING AN	D PERFORMANCE (Note 4)					
VIL	SDA and SCL Logic Low threshold		-	-	0.4	V
V <sub>IH</sub>	SDA and SCL Logic High threshold		1.2	-	5.5	V
V <sub>OL</sub>	SDA Logic Low Output	3 mA Sink	-	-	0.4	V
I <sub>OL</sub>	SDA Sink Current		2.0	-	-	mA
f <sub>SCL</sub>	SCL Clock Frequency	Fast Mode Plus		-	1000	kHz
t <sub>BUF</sub>	Bus-Free Time Between STOP and START Conditions (Note 4)	Fast Mode Plus	0.5	-	-	μs
t <sub>HD</sub> ; STA	START or Repeated START Hold Time	Fast Mode Plus	260	-	-	ns
t <sub>LOW</sub>	SCL LOW Period	Fast Mode Plus	0.5	-	-	μs
t <sub>HIGH</sub>	SCL HIGH Period	Fast Mode-Plus	260	-	-	ns
t <sub>SU</sub> ; STA	Repeated START Setup Time	Fast Mode-Plus	260	-	-	ns
t <sub>SU</sub> ; DAT	Data Setup Time	Fast Mode Plus	50	-	-	ns
t <sub>VD</sub> ; DAT	Data Valid Time	Fast Mode Plus	-	-	450	ns
t <sub>VD</sub> ; ACK	Data Valid Acknowledge Time	Fast Mode Plus	-	_	450	ns
t <sub>R</sub>	SDA and SCL Rise Time (Note 4)	Fast Mode Plus	-	_	120	ns
t <sub>F</sub>	SDA and SCL Fall Time (Note 4)	Fast Mode Plus, V <sub>DD</sub> = 1.8 V	6.55	-	120	ns
t <sub>SU</sub> ; STO	Stop Condition Setup Time	Fast Mode Plus	260	-	_	ns
Ci	SDA and SCL Input Capacitance (Note 5)		-	-	10	pF

**ELECTRICAL CHARACTERISTICS** (Minimum and maximum values are at  $V_{IN}$  = 3.8 V,  $V_{OUT}$  = 0.9 to 3.3 V,  $T_A$  = -40 °C to +85 °C unless otherwise noted. Typical values are at  $T_A$  = 25 °C,  $V_{IN}$  = 3.8 V,  $V_{OUT}$  = 2.6 V) (continued)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit			
<sup>2</sup> C TIMING AND PERFORMANCE (Note 4)									
Cb	Capacitive Load for SDA and SCL (Note 5)		-	-	550	pF			
t <sub>SP</sub>	Spike pulse width that input filter must be suppress	SCL, SDA only	0	_	50	ns			

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Refer to Typical Characteristics waveforms/graphs for closed loop data and variation with input supply and temperature. Electrical specifications reflects both steady state and dynamic close loop data associated with the recommended external components.

4. Guaranteed by Design. Characterized on the ATE or Bench

5. Guaranteed by Design Only. Not Characterized or Production Tested

**SYSTEM SPECIFICATIONS** (The following system specifications are guaranteed by designed and verified during bench evaluation, but are not performed in production testing. Recommended operating conditions, unless otherwise noted are,  $V_{IN} = 2.3$  V to 4.9 V &  $V_{IN} > V_{OUT} + 500$  mV,  $T_A = -40$  °C to +85 °C,  $V_{OUT} = 2.6$  V. Typical values are based on  $V_{IN} = 3.8$  V,  $V_{OUT} = 2.6$  V and  $T_A = 25$  °C. System Specifications area based on circuit per Figure 1. L = 0.47  $\mu$ H,  $C_{IN} = 4.7$   $\mu$ F,  $C_{OUT} = 2 \times 10$   $\mu$ F) (Note 6)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit		
VOUT REGULATION								
LOAD <sub>REG</sub>	Load Regulation	1 mA $\leq$ I <sub>OUT</sub> $\leq$ 1000 mA, V <sub>IN</sub> = 2.3 to 4.9 V & V <sub>IN</sub> $\geq$ V <sub>OUT</sub> + 500 mV, V <sub>OUT</sub> = 0.9, 1.5, 2.6, 3.2 V FPWM	-5	-	+5	mV/A		
V <sub>TRRP</sub>	Load Transient	$I_{OUT}$ = 0 mA <-> 1 A, $T_R$ = $T_F$ = 500 mA/ms, Auto Mode, $V_{IN}$ = 3.8 V, $V_{OUT}$ = 1.5, 2.6 and 3.2 V	-30	-	+45	mV		
LINE <sub>TRAN</sub>	Line Transient	$V_{IN}$ = 3.0 V <-> 3.6 V, 100 mV/µs, $I_{OUT}$ = 300 mA, PWM, $V_{OUT}$ = 2.6 V	-35	-	+35	mV		

#### RIPPLE

V <sub>RIPPLE</sub>	Output Ripple	$V_{\text{IN}}$ = 2.3 to 4.9 V, $I_{\text{OUT}}$ = 1 mA and 10 mA, PFM Mode, $V_{\text{OUT}}$ = 1.5, 2.6 and 3.2 V	-	31	50	mV
V <sub>RIPPLE</sub>	Output Ripple	V <sub>IN</sub> = 2.3 to 4.9 V, I <sub>OUT</sub> = 500 mA and 1.0 A, V <sub>OUT</sub> = 1.5, 2.6 and 3.2 V, PWM Mode	_	5	15	mV

6. System Specification are tested closed loop while using the recommended external components table.

#### **TYPICAL CHARACTERISTICS**

Unless otherwise specified,  $V_{IN} = 3.8$  V,  $V_{OUT} = 2.6$  V, Auto Mode,  $T_A = 25$  °C, circuit and components according to the recommended external components and layout.

95







Figure 5. Efficiency vs. Load Current and Temperature



Figure 6. Efficiency vs. Load Current and Input Voltage, FPWM Mode



Figure 8. Shutdown Current vs. Input Voltage and Temperature



Figure 7. Efficiency vs. Load Current and Temperature, FPWM Mode





#### **TYPICAL CHARACTERISTICS**

Unless otherwise specified, V<sub>IN</sub> = 3.8 V, V<sub>OUT</sub> = 2.6 V, Auto Mode, T<sub>A</sub> = 25 °C, circuit and components according to the recommended external components and layout.















Figure 11. PWM Quiescent Current vs. Input **Voltage and Temperature** 



Figure 13. Output Ripple vs. Load Current and Input Voltage





#### **TYPICAL CHARACTERISTICS**

Unless otherwise specified,  $V_{IN} = 3.8$  V,  $V_{OUT} = 2.6$  V, Auto Mode,  $T_A = 25$  °C, circuit and components according to the recommended external components and layout.



2.6

2.595

2.59

2.585

2.58

0

200



Figure 18. Load Regulation and Input Voltage





Figure 19. Load Regulation and Temperature

Load Current (mA)

600

400

+25C

-40C +85C

1000

800





#### **TYPICAL CHARACTERISTICS**

Unless otherwise specified,  $V_{IN} = 3.8 \text{ V}$ ,  $V_{OUT} = 2.6 \text{ V}$ , Auto Mode,  $T_A = 25 \degree C$ , circuit and components according to the recommended external components and layout.





Figure 22. PFM-PWM Entry, V<sub>OUT</sub> = 2.6 V

Tek Stop

IL (500mA/div

SW (2V/div)

VOUT (20mV/div)

1 20.0mV\% 2.00

Tek Stop

JIOUT

IOUT (100mÅ/div)

VOUT (20mV/div)

1 20.0mV ∿ 😢 5.00 V 👋 🚯 100mA Ω

VOUT

VIN (500mV/div), 3.8V offset





Figure 24. Line Transient,  $V_{OUT} = 3.3 V$ , 3.8 V  $\leftarrow \rightarrow$  4.4 V, 6 µs Edge, 300 mA Load

200µs

500MS/s 1M points

200us/div

IL (500mA/div)

SW (5V/div)

Figure 25. Load Transient 10 mA  $\leftarrow \rightarrow$  200 mA, 1  $\mu$ s Edge







#### **TYPICAL CHARACTERISTICS**

Unless otherwise specified,  $V_{IN} = 3.8$  V,  $V_{OUT} = 2.6$  V, Auto Mode,  $T_A = 25$  °C, circuit and components according to the recommended external components and layout.



Figure 28. Pass Thru Operation,  $I_{OUT}$  = 10 mA, V<sub>IN</sub> = 3  $\leftrightarrow$  2.4 V, V<sub>OUT</sub> = 2.6 V



Figure 30. Startup into 100 mA Load



Figure 29. Pass Thru Operation,  $I_{OUT}$  = 1 A, V<sub>IN</sub> = 3.8  $\leftarrow \rightarrow$  2.4 V, V<sub>OUT</sub> = 2.6 V



Figure 31. Startup into 500 mA Load



Figure 32. V<sub>OUT</sub> Discharge with Different Pulldown Settings

#### FUNCTIONAL SPECIFICATIONS

#### **Device Operation**

#### **Operation Description**

The FAN53745 uses a proprietary current mode architecture with synchronous rectification to convert input voltages down to a regulated output voltage while limiting the peak inductor current.

During medium to heavy loading of the output, the FAN53745 operates in PWM operation to ensure excellent regulation. During light loading, the device automatically switches to PFM operation for high efficiency. To avoid potential noise interference by PFM switching frequencies with the load or other circuitry, the device can be programmed into Forced PWM operation. More details on PFM and PWM operation can be found under the Modes of Operation heading.



Ready status = ((idle\_state or active\_state) and pwr\_ok and (over\_temp\_fault or uvlo\_fault)

#### Figure 33. State Diagram

#### **Device States**

#### Reset State

When power is applied to the FAN53745, the device will go through a Power On Reset (POR) and then the FAN53745 checks the state of the  $I^2C$  SCL pin. If the SCL pin is low, the device will stay in the Reset State. If the SCL is high or if it at anytime goes high, the device moves to the Idle State. During Reset State, all  $I^2C$  registers are cleared to their default values and cannot be written to or read. If at anytime the input voltage were to fall below the POR threshold, the device will completely power off.

#### Software Reset

If the correct Reset code is written to the RESET register or the SCL pin is pulled low for more than 100 ms, the device will exit the present state (Active or Idle) and enter the Reset State. For a SW reset, by setting the Reset register, the device will only enter the Reset State momentarily to clear the registers and then the device will enter Idle State.

#### SCL Low Reset

If the device entered Reset because the SCL was held low for more than 100 ms, house keeping circuitry will be powered down to reduce power consumption and all registers will be reset to their default values. The device will remain in the Reset State as long as the SCL is held low. Once the SCL is released high, a wait time of ~20  $\mu$ s or more should be allowed for the I<sup>2</sup>C to properly read any I<sup>2</sup>C commands. After the housekeeping circuitry is stable, the READY bit will be set and the ENABLE bit can be set for the device to move from the Idle State to Active State.

Note: Care should be used when sharing the  $I^2C$  with another slave which may stretch the clock for more than 100 ms. If the application requires for the FAN53745 to ignore the SCL being held low, please consult your local **onsemi** representative.

#### Idle State

In Idle State the I<sup>2</sup>C registers are read/write accessable and the UVLO comparator is activated. The READY bit in the Status Register 0x02h will be "1" while in the Idle State, providing there isn't a UVLO or OT fault. If the input voltage is less than UVLO rising threshold upon entering the Idle State from the Reset State, a UVLO fault will be generated and the device will stay in this state as long as POR < VIN < UVLO rising.

When the device enters Idle State due to either a UVLO or OT condition, the device waits 20 ms for the fault to clear. If the fault still exists after the 20 ms, the device will remain in the Idle State and READY = 0 until the fault clears. If the ENABLE bit is set to a "1" while either a UVLO or OT fault condition exists, the bit will be immediately cleared and the device will not advance to the Active State. Only after the fault has cleared and ENABLE is then set to "1" will the device move to the Active State.

#### Active State

In Active State, the buck converter is enabled and provides a regulated output voltage to the load. If during Active State the input voltage falls between POR and UVLO\_Falling, the device will exit Active State, the Enable bit will be cleared and the device will return to an Idle State.

If the device temperature exceeds the OTP threshold while in the Active State, the Enable bit will be cleared and the device will return to the Idle State. The device will remain in the idle state until it cools below the hysteresis level and the ENABLE bit is set again to "1".

When a UVLO or OTP fault occurs, the associated STATUS and FAULT register bits are set. The Status bit will be cleared when the input voltage recovers or the die temperature returns below the hysteresis level. The Fault bits will remain set to "1" until they are read.

#### **Startup Behavior**

#### Startup Description

To enable the FAN53745, the ENABLE Register bit must be set to "1". The FAN53745 has internal soft-start which limits the input current from the battery by incrementing the voltage up to the target output voltage. This limits the current drawn and prevents brown out conditions. The device starts up within 520  $\mu$ s typical using the recommended external components table.

#### Shutdown Behavior

#### Disable

To disable the FAN53745, the ENABLE reg bit should be configured to code 0. When the part is disabled, the output will tristate. If the DISCHARGE SEL bits are set to something other than "00", the output will be discharged through the selected resistance. Otherwise, if DISCHARGE SEL = "00", the output will only be discharged by the load.

#### Active Pull Down

The FAN53745 has an active pull down to discharge the output capacitance. Once the ENABLE reg bit is set to 0, within ~2 µs, the active pull down is enabled and discharges the VOUT via an internal resistor. The strength of the pull down can be selected between 50  $\Omega$ , 100  $\Omega$  (Default), 200  $\Omega$  and open by setting the DISCHARGE SEL I<sup>2</sup>C bit. If the DISCHARGE I<sup>2</sup>C bit is set to 1, the resistor selected by DISCHARGE SEL will be used to discharge the output during voltage programming transitions from a higher to lower voltage.

#### Modes of Operation

#### PFM

Pulsed Frequency Modulation (PFM) operation adjusts the switching frequency relative to the load. By reducing the switching frequency at lighter load conditions, higher efficiency is realized at these light loads. In Automode operation, the device enters PFM mode when the load falls below IPFM threshold.

#### PWM

During Pulse Width Modulation (PWM) mode, the device switches at a nominal fixed frequency of 3.3 MHz, which reduces the values of the external components. During Auto Mode, the part enters PWM when load currents exceed IPWM typ. In PWM mode the device has excellent load regulation, ideal for powering loads which are sensitive to deviations in supply voltage. The FAN53745 can be forced into PWM (FPWM) regardless of the load current by setting FORCE PWM to a "1".

#### Pass Thru

To ensure there is not sub-harmonic behavior when Vin is close to the Vout\_Target, the device enters Pass-Thru automatically. Using a proprietary method, the device maintains excellent regulation when transitioning into and out of Pass-Thru mode.

#### **Protection Features**

#### SHORT FAULT

If the output voltage falls below one-half the programmed voltage during normal operation, the device will declare a Short fault immediately without a debounce period and the SHORT FAULT bit will be set.

#### PFM Current Limit

During PFM operation, the peak current is limited to control the ripple and prevent the inductor from saturating. The open loop PFM current limit can be programmed between 500 mA and 1325 mA in 55 mA steps. Due to inherent delays, the closed loop PFM current limit is expected to be 10 to 15% higher than the open loop PFM ILIMIT threshold of the device. Once the current limit is set, it can be locked by setting the locking bit  $V_ILIMIT_LOCK$ .

#### PWM Current Limit

A heavy load or short circuit on the output causes the current in the inductor to increase until a maximum current threshold is reached in the high-side switch. Upon reaching this point, the high-side switch turns off, preventing high currents from damaging the device. After 500 µs of current limit, the regulator triggers an over-current fault, causing the regulator to shut down for about 20 ms before attempting a restart. If the fault is caused by a short circuit, the soft-start circuit attempts to restart after about 20 ms and produces a SHORT FAULT if the fault persisted.

The open Loop Peak Inductor Current Limit can be programmed via  $I^2C$  and range from 440 mA to 2090 mA max in 110 mA steps. Due to inherent delays, the closed loop current limit is expected to be 10 to 15% higher than the open loop ILIMIT threshold of the device.

#### UVLO

#### Rising

While in Idle or Active State, the UVLO detection is enabled. The FAN53745 is designed to check the input voltage before enabling the converter. For Idle State, the input voltage must be above the UVLO rising threshold when the ENABLE bit is set to enable the buck converter. Otherwise, once loaded by the buck converter, the input voltage may fall below the UVLO falling threshold, resulting in start-up hiccup behavior. If the voltage is below the UVLO rising threshold when the ENABLE bit is set, the UVLO fault and status bits will be set and the ENABLE bit cleared.

#### • Falling

If the input voltage falls below the UVLO\_falling threshold during Active State, the buck ENABLE bit will be cleared, the device will go to the Idle State and the PASS-THRU and PFM-PWM bits in the Status Reg are set to their default values of "0" and "1" respectively.

#### Thermal Shutdown

When the die temperature increases, due to a high load condition and/or a high ambient temperature, the ENABLE bit is cleared and the device returns to Idle State and the OVER TEMP Status and Fault bits are set. The PASS-THRU and PFM-PWM bits in the Status Reg are set to their default values of "0" and "1" respectively.

By monitoring the OVER TEMP bit in the FAULT STATUS register, when the die temperature falls below the hysteresis temperature and OVER\_TEMP falls to "0", the buck can be re-enabled.

#### Negative Current Limit

The FAN53745 has a negative current limit protection which limits the current through the NFET in PWM Mode. If a voltage is applied to the buck output and is higher than VOUT target while in PWM, a negative current will be detected. Once the inductor current hits -1 A for one cycle, the output begins to tristate until the applied voltage is released and the output voltage falls below the regulated voltage.

In PFM mode, the Zero Crossing Detection does not allow any negative current to flow within inductor, any voltage higher than vout target applied to output will cause the regulator to enter tri-state and block current back through inductor.

NOTE: If a voltage applied to VOUT is greater than VIN, the body diode of high side FET will conduct.

#### **Output Voltage**

#### Programmable Output Voltage

The FAN53745 output voltage can be programmed in 20 mV steps from 0.9 to 1.5 V, and in 10 mV steps from 1.5 to 3.3 V using the VSEL register. The voltage transition is implemented by stepping through the voltage programming

DAC up-to/down-to the new target voltage. The FAN53745 provides DVS functionality where by the period of time between each step can be controlled by setting the DVS register bits.

#### Limiting the Programmable Range

If a new voltage value is written into the VSEL register which is either lower than VMIN or higher than VMAX, the DAC will scale but the value will not be programmed. The output voltage will remain at the present value.

If a new value for VMIN or VMAX is written to the registers and is either higher than or lower than respectively of the present voltage in the VSEL register, the output voltage will remain at its present value until programmed to a valid VSEL value.

#### Dynamic Voltage Scaling

The FAN53745 DVS operation for programming the voltage to a new level can be controlled by setting the DVS register bits for rates of 0.5 to 10 mV/ $\mu$ s. If the DVS EN bit in the MODE Register, 0x03 is set to a "1" when the output voltage is commanded to a lower voltage, the DAC decrements through the programmable output voltage steps until the reference value for target voltage is reached. The output voltage will fall at a rate dependent on the amount of distributed capacitance and load. The speed of the reduction in voltage can be accelerated by setting the DISCHARGE register bit in the SHUTDOWN register. The discharge resistance will be disabled when the DAC reference value is reached. The drawings below provide an example of the behavior during rising and falling DVS control.

#### Note:

- If there is little or no load on the output during the ramp, some non-linear ramping of the output voltage may be observed during DVS ramping.
- Simply setting the DVS bit to a "1" does not initiate voltage change. Voltage change is only initiated when the VSEL register value is changed.

#### I<sup>2</sup>C Interface

#### Introduction

The FAN53745 serial interface is compatible with the Standard-mode, Fast-mode and Fast-mode Plus  $I^2C$  bus specifications. The SCL pin is an input and the SDA pin is bi-directional with an open-drain output configuration. The

IC supports single register read and write transactions as well as multiple register read transactions.

#### Slave Address

The default I<sup>2</sup>C address for one of the device options is shown below. See Ordering Information for the other released device options and their default values. Contact **onsemi** to request configuration options.

#### Table 1. DEVICE ADDRESS VALUES

Device	Нех	Binary
FAN53745UC00X	7h20	010000X

#### Table 2. 7–BIT BINARY ADDRESS

7	6	5	4	3	2	1	Х
0	1	0	0	0	0	0	R/W

READ = 1 WRITE = 0

I<sup>2</sup>C Timing Diagrams



Figure 34. I<sup>2</sup>C Interface Timing for Fast-Mode Plus, Fast-Mode and Standard-Mode

Normally, data transfer occurs when the SCL is LOW. Data is clocked in on the rising edge of SCL. Typically data transitions at or after the subsequent falling edge of SCL to provide ample setup time for the next data bit to be ready before the subsequent rising edge of the SCL.



Figure 35. Data Transfer Timing

The idle state of I<sup>2</sup>C bus is with both SCL and SDA HIGH. Each bus transaction begins and ends with SDA and SCL HIGH. A transaction begins with a START condition, which is defined as SDA transitioning from High to LOW with SCL HIGH.



A valid transaction ends with a STOP condition which occurs when SDA transaction from LOW to HIGH while SCL remains HIGH.



Figure 37. Stop Bit Timing

A REPEATED START condition is functionally equivalent to a STOP condition followed by a START condition. During a read from the IC, the master issues a REPEATED START after sending the register address and before re-sending the slave address. The REPEATED START is a HIGH to LOW transition on SDA while SCL is HIGH.



Figure 38. Repeated Start Timing





Figure 39. Single Register Write Transaction



Figure 40. Single Register Read Transaction



Figure 41. Multiple Register Write Transaction

#### I<sup>2</sup>C Hardware Reset

The FAN53745 can be reset and the  $I^2C$  registers cleared to their default values by pulling SCL low for more than 100 ms.



Figure 42. I<sup>2</sup>C Timing

#### **FUNCTIONAL BEHAVIOR**

#### **Defined Behavior**

PFM <-> PWM Thresholds

Device will transition into PWM when IOUT reaches IPWM and transition back to PFM when load current falls below IPFM.

#### **REGISTER MAPPING TABLE**

#### Table 3. REGISTER MAPPING

					Read Only	Write Only	Read / Write	Read / Clear	Write / Clear	
Addres s	Name	Bit[7]	Bit[6]	Bit[5]	Bit[4]	Bit[3]	Bit[2]	Bit[1]	Bit[0]	
0x00	Product ID_REV		Produ	uct ID			Silicon Revision			
0x01	FAULT FLAGS	0			STARTUP TIMEOUT FAULT	UVLO FAULT	OVER TEMP FAULT	SHORT FAULT	ilim Fault	
0x02	STA- TUS	0	READY	PASS-THR U OPERATIO N	PFM_PWM	UVLO	OVER TEMP	VOUT SHORT	CURRENT LIMIT	
0x03	MODE	ENABLE	FORCE_P WM	V_I_LIMIT LOCK	SS TIMEOUT	DVS EN		DVS		
0x04	VSEL				BUCK	VOUT				
0x05	VMIN				VOUT	_MIN				
0x06	VMAX				VOUT	_MAX				
0x07	SHUT DOWN			0		DISCHARGE SEL DISCH GE			DISCHAR GE	
0x08	ILIMIT		PFM	ILIM			PWM	ILIM		
0x09	RESET				SOFT_	RESET				

#### **REGISTER DETAILS**

#### Table 4. REGISTER DETAILS – 0X00 PRODUCT ID\_REV

	0x00 Product ID_I	REV		Default = 00000001			
Bit	Name	Default	Туре		Description		
7:4	Product ID	0000	Read	Code represents part	number		
				Code	< <effect>&gt;</effect>		
				0000	FAN53745		
				0001	Reserved		
				0010	Reserved		
				0011	Reserved		
				0100	Reserved		
				0101	Reserved		
				0110	Reserved		
				0111	Reserved		
				1000	Reserved		
				1001	Reserved		
				1010	Reserved		
				1011	Reserved		
				1100	Reserved		
				1101	Reserved		
				1110	Reserved		
				1111	Reserved		
3:0	Silicon Revision	0001	Read	Represents silicon re	vision		
				Code	Revision		
				0000	Initial Silicon		
				0001	Increment register with each iteration		
				1111			

#### Table 5. REGISTER DETAILS – 0X01 FAULT FLAGS

	0x01 FAULT FLAGS	6		Default = 0000000			
Bit	Name	Default	Туре		Description		
7:5	UNUSED						
4	STARTUP TIMEOUT FAULT	0	R/CLR	Displays startup time startup timeout occurs read.	out fault status. This indicator is latched when s and causes a fault. The flag is cleared upon		
				Code	Start Up Time-Out Fault		
				0	No startup timeout fault occurred		
				1	A startup timeout fault occurred		
3	UVLO FAULT	0	R/CLR	Displays UVLO fault s occurs and causes a	status. This indicator is latched when UVLO fault. The flag is cleared upon read.		
				Code	Under Voltage Fault Occurance		
				0	No UVLO fault occurred		
				1	A UVLO fault occurred		
2	OVER TEMP FAULT	0	R/CLR	Displays over temp fault status. This indicator is latched whether temp occurs and causes a fault. The flag is cleared upon re			
				Code	Start Up Time-Out Fault		
				0	No over temp fault		
				1	An over temp fault occurred		
1	SHORT FAULT	0	R/CLR	Displays Vout short fa short occurs and caus	ault status. This indicator is latched when Vout ses a fault. The flag is cleared upon read.		
				Code	Vout Short Fault		
				0	The output has not shorted		
				1	The output was shorted		
0	ILIM FAULT	0	R/CLR	During PWM operation, if the peak current limit is hit contin for 500 $\mu$ s, a fault is generated. The flag is cleared upon re			
				Code	Vout Short Fault		
				0	The output has not shorted		
				1	The output was shorted		

#### Table 6. REGISTER DETAILS – 0X02 STATUS

	0x02 STATUS				Default = 00010000
Bit	Name	Default	Туре		Description
7	UNUSED				
6	READY	0	Read	Reset condition: 0	
				Code	DEVICE READY
				0	Indicates that either the device is not in Idle mode or that there is a UVLO or over temperature fault.
				1	Indicates that the device is in IDLE mode; that the input voltage is good and the die temperature is within safe operating range.
5	PASS-THRU OPERATION	0	Read	Reset condition: 0	·
				The Pass-Thru Oper	ation bit gives the status of the converter.
				Code	State of Operation
				0	Converter functioning in PFM or PWM operation.
				1	Converter is in pass-thru mode
4	PFM_PWM	1	Read	Reset condition: 0	
				This bit indicates the mode.	device is operating in PFM mode or PWM
				Code	PFM or PWM Switching
				0	PFM operation
				1	Device is operating in fixed frequency PWM
3	UVLO	0	Read	Displays UVLO com	parator status.
				Code	UVLO Status
				0	Input voltage is good
				1	The input voltage is presently below the UVLO threshold
2	OVER TEMP	0	Read	Displays over temp of	comparator status.
				Code	Die Temperature Status
				0	The die temperature is safe for operation
				1	The die is too hot to operate
1	VOUT SHORT	0	Read	Displays Vout short of	comparator status.
				Code	Output Shorted
				0	No Vout short fault
				1	The output is presently shorted or is in a state of recovery after a short
				This bit will be cleare	ed when the buck is disabled.
0	CURRENT LIMIT	0	Read	Displays over curren	t comparator status.
				Code	Current Limit Detect
				0	No over current fault
				1	The buck converter is presently hitting peak current limit

#### Table 7. REGISTER DETAILS – 0X03 MODE

	0x03 MODE			Default = 00011111			
Bit	Name	Default	Туре		Description		
7	ENABLE2	0	R/W	This register enables shutdowns the devic	s/disables the buck regulator. Setting a code 0 e, where as code 1 enables the device.		
				Code	Effect		
				0	Buck Converter disabled		
				1	Buck Converter enabled		
6	FORCE_PWM	0	R/W	Forces the part to op current.	berate in PWM mode regardless of the load		
				Code	Mode		
				0	Auto (PFM/PWM depending on load current)		
				1	Force PWM		
5	V_I_LIMIT_LOCK	0	R/W	Reset condition: 0			
				Code	LOCK		
				0	VMIN, VMAX, PFM and PWM Ilimit levels are not locked.		
				1	Locks the minimum (VMIN), Maximum(VMAX) voltages and PFM and PWM current limits that the device can be programmed to.		
4	SS TIMEOUT	1	R/W	This register activate	es/deactivates the soft start time-out timer.		
				Code	Status of Soft Start Timer		
				0	The converter will continuous attempt to reach output regulation.		
				1	A timer is activated when the converter is enabled. If the converter output fails to reach regulation in 2ms, a fault will be declared.		
3	DVS EN	1	R/W	Reset condition: 0			
				This register bit enab	ples/disables the DVS functionality		
				Code	DVS Enable		
				0	DVS operation is disabled		
				1	DVS will be performed per Mode Control register bits 2:0		
2:0	DVS	111	R/W	Reset condition: 0	•		
				DVS rate control reg	ister bits		
				Code	Voltage Scaling Rate		
				000	0.5 mV/μs		
				001	1.0 mV/µs		
				010	1.5 mV/μs		
				011	2.0 mV/μs		
				100	2.5 mV/μs		
				101	3.5 mV/μs		
				110	5.0 mV/μs		
				111	10 mV/µs		

#### Table 8. REGISTER DETAILS – 0X04 VSEL

	0x04 SEL			Default = 00 option 10101111, 01 option 01111101, 02 option 10111001																																						
Bit	Name	Default	Туре	Description																																						
7:0	BUCK_VOUT	00 option	R/W	Sets t	he buck reg	ulation t	target voltag	e.																																		
		10101111		Hex	VOUT	Hex	VOUT	Hex	VOUT	Hex	VOUT																															
	01 option 0111110 , 02 option 1011100 1	01 option 01111101		00	Reserve d	40	1.280	80	2.030	C0	2.670																															
		, , ,02 option	01	Reserve d	41	1.300	81	2.040	C1	2.680																																
		1011100 1		02	Reserve d	42	1.320	82	2.050	C2	2.690																															
				03	Reserve d	43	1.340	83	2.060	C3	2.700																															
				04	Reserve d	44	1.360	84	2.070	C4	2.710																															
				05	Reserve d	45	1.380	85	2.080	C5	2.720																															
				06	Reserve d	46	1.400	86	2.090	C6	2.730																															
				07	Reserve d	47	1.420	87	2.100	C7	2.740																															
				08	Reserve d	48	1.440	88	2.110	C8	2.750																															
				09	Reserve d	49	1.460	89	2.120	C9	2.760																															
				0A	Reserve d	4A	1.480	8A	2.130	CA	2.770																															
				0B	Reserve d	4B	1.500 V	8B	2.140	СВ	2.780																															
				0C	Reserve d	4C	1.510 V	8C	2.150	СС	2.790																															
				0D	Reserve d	4D	1.520 V	8D	2.160	CD	2.800																															
																	0E	Reserve d	4E	1.530 V	8E	2.170	CE	2.810																		
								0F	Reserve d	4F	1.540 V	8F	2.180	CF	2.820																											
				10	Reserve d	50	1.550 V	90	2.190	DO	2.830																															
																																			11	Reserve d	51	1.560 V	91	2.200	D1	2.840
				12	Reserve d	52	1.570 V	92	2.210	D2	2.850																															
				13	Reserve d	53	1.580 V	93	2.220	D3	2.860																															
				14	d Reserve	54	1.590 V	94	2.230		2.870																															
				15	Reserve d	55	1.600 V	95	2.240	D5	2.880																															
				16	Reserve d	56	1.610 V	96	2.250	D6	2.890																															

#### Default = 00 option 10101111, 01 option 01111101, 02 option 10111001 0x04 SEL Bit Name Default Туре Description 1.620 V 97 D7 17 Reserve 57 2.260 2.900 d 1.630 V Reserve 98 2.270 D8 2.910 18 58 d 19 Reserve 59 1.640 V 99 2.280 D9 2.920 d 1A Reserve 5A 1.650 V 9A 2.290 DA 2.930 d DB 1B Reserve 5B 1.660 V 9B 2.300 2.940 d 1C Reserve 5C 1.670 V 9C 2.310 DC 2.950 d 1D Reserve 5D 1.680 V 9D 2.320 DD 2.960 d 1E Reserve 5E 1.690 V 9E 2.330 DE 2.970 d 1F Reserve 5F 1.700 V 9F 2.340 DF 2.980 d 20 Reserve 60 1.710 V A0 2.350 E0 2.990 d 21 61 1.720 V A1 2.360 E1 3.000 Reserve d 1.730 V 2.370 E2 3.010 22 Reserve 62 A2 d 1.740 V Reserve 63 AЗ 2.380 E3 3.020 23 d 24 Reserve 64 1.750 V A4 2.390 E4 3.030

d

#### Table 8. REGISTER DETAILS – 0X04 VSEL (continued)

#### Table 8. REGISTER DETAILS - 0X04 VSEL (continued)

	0x04 SEL			Defa	ult = 00 opti	ion 101	01111, 01 oj	otion 0	1111101, 02	option	10111001
Bit	Name	Default	Туре				Descr	iption			
7:0	BUCK_VOUT	00 option	R/W	Hex	VOUT	Hex	VOUT	Hex	VOUT	Hex	VOUT
		, ,		25	Reserve d	65	1.760 V	A5	2.400	E5	3.040
		01 option 01111101 ,		26	Reserve d	66	1.770 V	A6	2.410	E6	3.050
		02 option 1011100		27	Reserve d	67	1.780 V	A7	2.420	E7	3.060
		1		28	Reserve d	68	1.790 V	A8	2.430	E8	3.070
				29	Reserve d	69	1.800 V	A9	2.440	E9	3.080
				2A	Reserve d	6A	1.810 V	AA	2.450	EA	3.090
				2B	Reserve d	6B	1.820 V	AB	2.460	EB	3.100
				2C	Reserve d	6C	1.830 V	AC	2.470	EC	3.110
				2D	0.900	6D	1.840 V	AD	2.480	ED	3.120
				2E	0.920	6E	1.850 V	AE	2.490	EE	3.130
				2F	0.940	6F	1.860 V	AF	2.500	EF	3.140
				30	0.960	70	1.870 V	B0	2.510	F0	3.150
				31	0.980	71	1.880 V	B1	2.520	F1	3.160
				32	1.000	72	1.890 V	B2	2.530	F2	3.170
				33	1.020	73	1.900 V	B3	2.540	F3	3.180
				34	1.040	74	1.910 V	B4	2.550	F4	3.190
				35	1.060	75	1.920 V	B5	2.560	F5	3.200
				36	1.080	76	1.930 V	B6	2.570	F6	3.210
				37	1.100	77	1.940 V	B7	2.580	F7	3.220
				38	1.120	78	1.950 V	B8	2.590	F8	3.230
				39	1.140	79	1.960 V	B9	2.600	F9	3.240
				ЗA	1.160	7A	1.970 V	BA	2.610	FA	3.250
				ЗB	1.180	7B	1.980 V	BB	2.620	FB	3.260
				ЗC	1.200	7C	1.990 V	BC	2.630	FC	3.270
				3D	1.220	7D	2.000 V	BD	2.640	FD	3.280
				ЗE	1.240	7E	2.010 V	BE	2.650	FE	3.290
				3F	1.260	7F	2.020 V	BF	2.660	FF	3.300

#### Table 9. REGISTER DETAILS – 0X05 VMIN

	0x05 VMIN						Default =	001011	01		
Bit	Name	Default	Туре				Descr	iption			
7:0	VOUT_MIN	0010110	R/W	Sets t	he minimum	voltage	e the buck ca	an be pi	rogrammed t	o.	
		1		Hex	VOUT	Hex	VOUT	Hex	VOUT	Hex	VOUT
				00	Reserve d	40	1.280	80	2.030	C0	2.670
				01	Reserve d	41	1.300	81	2.040	C1	2.680
				02	Reserve d	42	1.320	82	2.050	C2	2.690
				03	Reserve d	43	1.340	83	2.060	C3	2.700
				04	Reserve d	44	1.360	84	2.070	C4	2.710
				05	Reserve d	45	1.380	85	2.080	C5	2.720
				06	Reserve d	46	1.400	86	2.090	C6	2.730
				07	Reserve d	47	1.420	87	2.100	C7	2.740
				08	Reserve d	48	1.440	88	2.110	C8	2.750
				09	Reserve d	49	1.460	89	2.120	C9	2.760
				0A	Reserve d	4A	1.480	8A	2.130	CA	2.770
				0B	Reserve d	4B	1.500 V	8B	2.140	СВ	2.780
				0C	Reserve d	4C	1.510 V	8C	2.150	СС	2.790
				0D	Reserve d	4D	1.520 V	8D	2.160	CD	2.800
				0E	Reserve d	4E	1.530 V	8E	2.170	CE	2.810
				0F	Reserve d	4F	1.540 V	8F	2.180	CF	2.820
				10	Reserve d	50	1.550 V	90	2.190	D0	2.830
				11	Reserve d	51	1.560 V	91	2.200	D1	2.840
				12	Reserve d	52	1.570 V	92	2.210	D2	2.850
				13	Reserve d	53	1.580 V	93	2.220	D3	2.860
				14	Reserve d	54	1.590 V	94	2.230	D4	2.870
				15	Reserve d	55	1.600 V	95	2.240	D5	2.880
				16	Reserve d	56	1.610 V	96	2.250	D6	2.890

#### Table 9. REGISTER DETAILS – 0X05 VMIN (continued)

	0x05 VMIN						Default =	001011	01		
Bit	Name	Default	Туре				Descr	iption			
				17	Reserve d	57	1.620 V	97	2.260	D7	2.900
				18	Reserve d	58	1.630 V	98	2.270	D8	2.910
				19	Reserve d	59	1.640 V	99	2.280	D9	2.920
				1A	Reserve d	5A	1.650 V	9A	2.290	DA	2.930
				1B	Reserve d	5B	1.660 V	9B	2.300	DB	2.940
				1C	Reserve d	5C	1.670 V	9C	2.310	DC	2.950
				1D	Reserve d	5D	1.680 V	9D	2.320	DD	2.960
				1E	Reserve d	5E	1.690 V	9E	2.330	DE	2.970
				1F	Reserve d	5F	1.700 V	9F	2.340	DF	2.980
				20	Reserve d	60	1.710 V	A0	2.350	E0	2.990
				21	Reserve d	61	1.720 V	A1	2.360	E1	3.000
				22	Reserve d	62	1.730 V	A2	2.370	E2	3.010
				23	Reserve d	63	1.740 V	A3	2.380	E3	3.020
				24	Reserve d	64	1.750 V	A4	2.390	E4	3.030

#### Table 9. REGISTER DETAILS - 0X05 VMIN (continued)

	0x05 VMIN						Default =	001011	01		
Bit	Name	Default	Туре				Descr	iption			
7:0	VOUT_MIN	0010110	R/W	Hex	VOUT	Hex	VOUT	Hex	VOUT	Hex	VOUT
		1		25	Reserve d	65	1.760 V	A5	2.400	E5	3.040
				26	Reserve d	66	1.770 V	A6	2.410	E6	3.050
				27	Reserve d	67	1.780 V	A7	2.420	E7	3.060
				28	Reserve d	68	1.790 V	A8	2.430	E8	3.070
				29	Reserve d	69	1.800 V	A9	2.440	E9	3.080
				2A	Reserve d	6A	1.810 V	AA	2.450	EA	3.090
				2B	Reserve d	6B	1.820 V	AB	2.460	EB	3.100
				2C	Reserve d	6C	1.830 V	AC	2.470	EC	3.110
				2D	0.900	6D	1.840 V	AD	2.480	ED	3.120
				2E	0.920	6E	1.850 V	AE	2.490	EE	3.130
				2F	0.940	6F	1.860 V	AF	2.500	EF	3.140
				30	0.960	70	1.870 V	B0	2.510	F0	3.150
				31	0.980	71	1.880 V	B1	2.520	F1	3.160
				32	1.000	72	1.890 V	B2	2.530	F2	3.170
				33	1.020	73	1.900 V	B3	2.540	F3	3.180
				34	1.040	74	1.910 V	B4	2.550	F4	3.190
				35	1.060	75	1.920 V	B5	2.560	F5	3.200
				36	1.080	76	1.930 V	B6	2.570	F6	3.210
				37	1.100	77	1.940 V	B7	2.580	F7	3.220
				38	1.120	78	1.950 V	B8	2.590	F8	3.230
				39	1.140	79	1.960 V	B9	2.600	F9	3.240
				ЗA	1.160	7A	1.970 V	BA	2.610	FA	3.250
				ЗB	1.180	7B	1.980 V	BB	2.620	FB	3.260
				ЗC	1.200	7C	1.990 V	BC	2.630	FC	3.270
				3D	1.220	7D	2.000 V	BD	2.640	FD	3.280
				ЗE	1.240	7E	2.010 V	BE	2.650	FE	3.290
				3F	1.260	7F	2.020 V	BF	2.660	FF	3.300

#### Table 10. REGISTER DETAILS – 0X06 MAX

	0x06 MAX						Default =	111111	11		
Bit	Name	Default	Туре				Descr	iption			
7:0	VOUT_MAX	11111111	R/W	Sets t	he maximun	n voltag	e the buck c	an be p	orogrammed	to.	
				Hex	VOUT	Hex	VOUT	Hex	VOUT	Hex	VOUT
				00	Reserve d	40	Reserve d	80	2.030	C0	2.670
				01	Reserve d	41	Reserve d	81	2.040	C1	2.680
				02	Reserve d	42	Reserve d	82	2.050	C2	2.690
				03	Reserve d	43	Reserve d	83	2.060	СЗ	2.700
				04	Reserve d	44	Reserve d	84	2.070	C4	2.710
				05	Reserve d	45	Reserve d	85	2.080	C5	2.720
				06	Reserve d	46	Reserve d	86	2.090	C6	2.730
				07	Reserve d	47	Reserve d	87	2.100	C7	2.740
				08	Reserve d	48	Reserve d	88	2.110	C8	2.750
				09	Reserve d	49	Reserve d	89	2.120	C9	2.760
				0A	Reserve d	4A	Reserve d	8A	2.130	CA	2.770
				0B	Reserve d	4B	1.500 V	8B	2.140	СВ	2.780
				0C	Reserve d	4C	1.510 V	8C	2.150	СС	2.790
				0D	Reserve d	4D	1.520 V	8D	2.160	CD	2.800
				0E	Reserve d	4E	1.530 V	8E	2.170	CE	2.810
				0F	Reserve d	4F	1.540 V	8F	2.180	CF	2.820
				10	Reserve d	50	1.550 V	90	2.190	D0	2.830
				11	Reserve d	51	1.560 V	91	2.200	D1	2.840
				12	Reserve d	52	1.570 V	92	2.210	D2	2.850
				13	Reserve d	53	1.580 V	93	2.220	D3	2.860
				14	Reserve d	54	1.590 V	94	2.230	D4	2.870
				15	Reserve d	55	1.600 V	95	2.240	D5	2.880
				16	Reserve d	56	1.610 V	96	2.250	D6	2.890

#### Table 10. REGISTER DETAILS - 0X06 MAX (continued)

	0x06 MAX						Default =	111111	11		
Bit	Name	Default	Туре				Descr	iption			
				17	Reserve d	57	1.620 V	97	2.260	D7	2.900
				18	Reserve d	58	1.630 V	98	2.270	D8	2.910
				19	Reserve d	59	1.640 V	99	2.280	D9	2.920
				1A	Reserve d	5A	1.650 V	9A	2.290	DA	2.930
				1B	Reserve d	5B	1.660 V	9B	2.300	DB	2.940
				1C	Reserve d	5C	1.670 V	9C	2.310	DC	2.950
				1D	Reserve d	5D	1.680 V	9D	2.320	DD	2.960
				1E	Reserve d	5E	1.690 V	9E	2.330	DE	2.970
				1F	Reserve d	5F	1.700 V	9F	2.340	DF	2.980
				20	Reserve d	60	1.710 V	A0	2.350	E0	2.990
				21	Reserve d	61	1.720 V	A1	2.360	E1	3.000
				22	Reserve d	62	1.730 V	A2	2.370	E2	3.010
				23	Reserve d	63	1.740 V	A3	2.380	E3	3.020
				24	Reserve d	64	1.750 V	A4	2.390	E4	3.030

#### Table 10. REGISTER DETAILS - 0X06 MAX (continued)

	0x06 MAX						Default =	111111	11		
Bit	Name	Default	Туре				Descr	iption			
7:0	VOUT_MAX	11111111	R/W	Hex	VOUT	Hex	VOUT	Hex	VOUT	Hex	VOUT
				25	Reserve d	65	1.760 V	A5	2.400	E5	3.040
				26	Reserve d	66	1.770 V	A6	2.410	E6	3.050
				27	Reserve d	67	1.780 V	A7	2.420	E7	3.060
				28	Reserve d	68	1.790 V	A8	2.430	E8	3.070
				29	Reserve d	69	1.800 V	A9	2.440	E9	3.080
				2A	Reserve d	6A	1.810 V	AA	2.450	EA	3.090
				2B	Reserve d	6B	1.820 V	AB	2.460	EB	3.100
				2	Reserve d	6C	1.830 V	AC	2.470	EC	3.110
				2	Reserve d	6D	1.840 V	AD	2.480	ED	3.120
				2	Reserve d	6E	1.850 V	AE	2.490	EE	3.130
				2	Reserve d	6F	1.860 V	AF	2.500	EF	3.140
				30	Reserve d	70	1.870 V	B0	2.510	F0	3.150
				31	Reserve d	71	1.880 V	B1	2.520	F1	3.160
				32	Reserve d	72	1.890 V	B2	2.530	F2	3.170
				33	Reserve d	73	1.900 V	B3	2.540	F3	3.180
				34	Reserve d	74	1.910 V	B4	2.550	F4	3.190
				35	Reserve d	75	1.920 V	B5	2.560	F5	3.200
				36	Reserve d	76	1.930 V	B6	2.570	F6	3.210
				37	Reserve d	77	1.940 V	B7	2.580	F7	3.220
				38	Reserve d	78	1.950 V	B8	2.590	F8	3.230
				39	Reserve d	79	1.960 V	B9	2.600	F9	3.240
				ЗA	Reserve d	7A	1.970 V	BA	2.610	FA	3.250
				3B	Reserve d	7B	1.980 V	BB	2.620	FB	3.260
				3C	Reserve d	7C	1.990 V	BC	2.630	FC	3.270

#### Table 10. REGISTER DETAILS - 0X06 MAX (continued)

	0x06 MAX						Default =	111111	11		
Bit	Name	Default	Туре				Descr	iption			
				3D	Reserve d	7D	2.000 V	BD	2.640	FD	3.280
				3E	Reserve d	7E	2.010 V	BE	2.650	FE	3.290
				3F	Reserve d	7F	2.020 V	BF	2.660	FF	3.300

#### Table 11. REGISTER DETAILS – 0X07 SHUTDOWN

	0x07 SHUTDOWN	1		Default = 0000100		
Bit	Name	Default	Туре		Description	
7:3	UNUSED					
2:1	DISCHARGE SEL	10	R/W	This register sets the	strength of the pulldown resistor.	
				Code	Strength of Pulldown	
				00	OPEN	
				01	200 Ω	
				10	100 Ω	
				11	50 Ω	
0	DISCHARGE	0	R/W	This register activates Setting to Code 1, the 1 to 0 and on any neg	s/deactivates the internal pulldown resistor. e pulldown is active when ENABLE goes from gative V <sub>OUT</sub> transitions.	
				Code	Status of Pulldown	
				0	Pulldown not used (OFF)	
				1	Pulldown active during transition	

#### Table 12. REGISTER DETAILS - 0X08 ILIMIT

	0x08 ILIMIT				Default = 10101111
Bit	Name	Default	Туре		Description
7:4	PFM ILIM	1010	R/W	Reset condition: 0	
				Sets the open loop p	eak PFM current limit
				Code	PFM Peak Current Limit
				0000	500 mA
				0001	555 mA
				0010	610 mA
				0011	665 mA
				0100	720 mA
				0101	775 mA
				0110	830 mA
				0111	885 mA
				1000	940 mA
				1001	995 mA
				1010	1050 mA
				1011	1105 mA
				1100	1160 mA
				1101	1215 mA
				1110	1270 mA
				1111	1325 mA

	0x08 ILIMI	г			Default = 10101111
Bit	Name	Default	Туре		Description
3:0	PWM ILIM	1111	R/W	Sets the open loop p Range is from 440 m	beak inductor current limit thresholds. The hA to 2090 mA in 110 mA steps.
				Code	PWM Peak Current Limit
				0000	440 mA
				0001	550 mA
				0010	660 mA
				0011	770 mA
				0100	880 mA
				0101	990 mA
				0110	1100 mA
				0111	1210 mA
				1000	1320 mA
				1001	1430 mA
				1010	1540 mA
				1011	1650 mA
				1100	1760 mA
				1101	1870 mA
				1110	1980 mA
				1111	2090 mA

#### Table 12. REGISTER DETAILS – 0X08 ILIMIT (continued)

#### Table 13. REGISTER DETAILS - 0X09 RESET

	0x09 RESET			Default = 00000000
Bit	Name	Default	Туре	Description
7:0	SOFT_RESET	0000000	Write	The software reset register allows all I <sup>2</sup> C settings to be reverted to POR defaults when 0x45h code is written to it.

#### **APPLICATION GUIDELINES**

Component	Manufacturer	Part Number	Description	Case Size	Voltage Rating
CIN	Murata	GRM035R60J475ME15D	4.7 μF	0201/0603 (0.6 mm x 0.3 mm)	6.3 V
L	Samsung	CIGT201208EHR47MNE	0.47 μH I <sub>SAT</sub> = 4.3 A I <sub>RAT</sub> = 3.9 A R <sub>DC</sub> = 31 Ω	0805/2012 (2 mm x 1.2 mm)	_
COUT	Murata	GRM155R60J106ME47D	2x 10 μF	0402/1005 (1.0 mm x 0.5 mm)	6.3 V

#### Table 14. PRIMARY COMPONENTS

#### Input Capacitor Considerations

The 2.2  $\mu$ F ceramic 0402 (1005 metric) input capacitor should be placed as close as possible between the VIN pin and GND to minimize the parasitic inductance. If a long wire is used to bring power to the IC, additional "bulk" capacitance (electrolytic or tantalum) should be placed between C<sub>IN</sub> and the power source lead to reduce the ringing that can occur between the inductance of the power source leads and C<sub>IN</sub>.

The effective capacitance value decreases as  $V_{IN}\,$  increases due to DC bias effects.

#### Inductor Considerations

The output inductor must meet both the required inductance and the energy-handling capability of the application. The inductor value affects average current limit, the PWM-to-PFM transition point, output voltage ripple, and efficiency.

The ripple current ( $\Delta I$ ) of the regulator is:

$$\Delta I \approx (V_{OUT}/V_{IN}) \cdot ((V_{IN} - V_{OUT}) / (L \cdot fsw))$$
 (eq. 1)

The maximum average load current,  $I_{MAX(LOAD)}$ , is related to the peak current limit,  $I_{LIM(PK)}$ , by the ripple current, given by:

$$I_{MAX(LOAD)} = I_{LIM(PK)} - \Delta I/2$$
 (eq. 2)

The FAN53745 is optimized for operation with  $L = 0.47 \mu H$ . The inductor should be rated to maintain at

least 80% of its value at  $I_{LIM(PK)}$ . It is recommended to select an inductor where its saturation current is above the  $I_{LIM(PK)}$  value.

Efficiency is affected by the inductor DCR and inductance value. Decreasing the inductor value for a given physical size typically decreases the DCR; but because  $\Delta I$  increases, the RMS current increases, as do the core and skin effect losses.

$$I_{RMS} = SQRT \left( I_{OUT(DC)}^{2} + \Delta I^{2} / 12 \right)$$
 (eq. 3)

The increased RMS current produces higher losses through the  $R_{DS(ON)}$  of the IC MOSFETs, as well as the inductor DCR. Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current and higher DCR.

#### **Output Capacitor Considerations**

FAN53745 uses two 10  $\mu$ F 0402 (1005 metric) for an output capacitor. The effective capacitor of ceramic capacitors decrease as the bias voltage increases. To overcome this increasing the output capacitor has no effect on loop stability and therefore the COUT can be increased to reduce the output voltage ripple or to improve transient response. Output voltage ripple is defined as:

 $\Delta V_{OUT} = \Delta I_{L} \cdot \left[ (f_{SW} \cdot C_{OUT} \cdot ESR^{2} / (2 \cdot D \cdot (1 - D))) + (1/(8 \cdot f_{SW} \cdot C_{OUT})) \right]$ (eq. 4)

#### **Recommended Layout**





#### Layout Considerations

To minimize spikes at  $V_{OUT}$ ,  $C_{OUT}$  must be placed as close as possible to  $P_{GND}$  and  $V_{OUT}$ , as shown in

For thermal reasons, it is suggested to maximize the pour area for all planes other than SW. Especially the ground pour should be set to fill all available PCB surface area and tied to internal layers with a cluster of thermal via.

#### **PACKAGE INFORMATION**

#### Table 15. PACKAGE DIMENSIONS

Product	D	E	
FAN53745	0.94 mm +/– 30 μm	1.50 mm +/– 30 μm	

7. Typical height to be 0.581 mm.

#### **REVISION HISTORY**

Revision	Description of Changes	Date
5	Revised the "Programmable Output Voltage" section on page 17.	6/26/2025

This document has undergone updates prior to the inclusion of this revision history table. The changes tracked here only reflect updates made on the noted approval dates.





DOCUMENT NUMBER:	98AON93753G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	WLCSP6, 0.94x1.50x0.581		PAGE 1 OF 1				
onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.							

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>