Onsemi

3.0 A, 2.4 MHz, Digitally **Programmable Buck Regulator**



Descriptions

The FAN53528 is a step-down switching voltage regulator that delivers a digitally programmable output from an input voltage supply of 2.5 V to 5.5 V. The output voltage is programmed through an I^2C interface capable of operating up to 3.4 MHz.

Using a proprietary architecture with synchronous rectification, the FAN53528 is capable of delivering 3.0 A continuous at over 80% efficiency, maintaining that efficiency at load currents as low as 10 mA. The regulator operates at a nominal fixed frequency of 2.4 MHz, which reduces the value of the external components. Additional output capacitance can be added to improve regulation during load transients without affecting stability.

At moderate and light–loads, Pulse Frequency Modulation (PFM, used to operate in Power-Save Mode with a typical quiese in cu. en of 50 mA at room temperature. Even with such a low viesc 't current, the part exhibits excellent transient response d, ing la e load, swings. At higher loads, the system automa ... witches to fixed-frequency control, operating at 2.4 MHz In Thutdown Mode, the supply current drops below 1 m^{Λ} reacting ower consumption. ب ired ... mm, 6.4 n SECONVE PFM Mode can be disabled if fixed the act is desired. The FAN53528 is available in a 1^{-1} bu v, 1. 0 mm \times 2.015 mm, 6.4 mm ball pitch WLCSP.

Features

- Fixed-Frequency C eration: 2.4 WHz
- Best-in-Class or Transient
- Continuous Output Current Cap2ollity: 3.0 A
- 2.5 V to 5.5 V Input Voltage Range
- Digitally Programmable Output Voltage: 0.35 V to 1.14375 V in 6.25 mV Steps
- Programmable Slew Rate for Voltage Transitions
- I²C-Compatible Interface Up to 3.4 Mbps
- PFM Mode for High Efficiency in Light-Load
- Quiescent Current in PFM Mode: 50 µA (Typical)
- Input Under–Voltage Lockout (UVLO)
- Thermal Shutdown and Overload Protection
- 15-Bump Wafer-Level Chip Scale Package (WLCSP)


Applications

- Application, Graphic, and DSP Processors
 - ARM[™], Tegra[™], OMAP[™], NovaThor[™] ARMADA[™], Krait[™], etc.
- Hard Disk Drives, LPDDR3, LPDDR4
- Tablets, Netbooks, Ultra-Mobile PCs
- Smart Phones



WI CSP-15 CASE 567QS

MARKING DIAGRAM



ORDEBING INFORMATION

See detailed ordering and shipping information on page 2 of DRINFORMA

• Gaming Devices




Figure 1. Typical Application

~~~

## PACKAGE MARKING AND ORDERING INFORMATION

|                   | Powe<br>Defa | er–Up<br>iults |          | Temperature |                     | Packing      | Device  |
|-------------------|--------------|----------------|----------|-------------|---------------------|--------------|---------|
| Part Number       | VSEL0        | VSEL1          | EN Delay | Range       | Pi <sup>kr</sup> Je | Method       | Marking |
| FAN53528BUC08X    | 0.4          | 0.6            | No       | -40 to 8 °C | WLCSP               | Tape & Reel  | FX      |
| FAN53528DUC40X    | 0.6          | 0.9            | No       |             | LOR in              |              | FY      |
| FAN53528GUC48X    | 0.65         | 0.7            | No       |             | Feni                | $0^{\prime}$ | FZ      |
| FAN53528EUC48X    | 0.65         | 0.7            | 5 m.     | E           | man                 |              | FW      |
| *FAN53528DUC1204X | 1.1          | 0.9            |          | CNU         | R 2N                |              | TBD     |

MTACTOR IN +For information on tape and reel specification, inc. In, part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*This device is not released yet.

#### PONENTS RECOMMENDED EXT' ANAL

#### ERNAL COMPONENTS FOR 3.0 A MAXIMUM LOAD CURRENT Table 1. RECO ר

| Compo Int                | Description                          | Vendor                      | Parameter | Тур. | Unit |
|--------------------------|--------------------------------------|-----------------------------|-----------|------|------|
| L1                       | 330 n나, 2010 Case Size               | See Table                   | e 2       |      |      |
| L1 Alternative (Note i)  | 470 r H 2016 Case Size               |                             |           |      |      |
| COUT1, COUT2             | 22 <sub>J</sub> .F, 6.3 V, X5R, 0603 | C1608X5R0J226M080AC (TDK)   | С         | 22   | μF   |
| CIN                      | 1 Piece; 4.7 μF, 10 V, X5R, 0603     | C1608X5R1A475K (TDK)        | С         | 4.7  |      |
| C <sub>BY</sub> (Note 1) | 1 Piece; 100 nF, 6.3V, X5R, 0201     | GRM033R60J104KE19D (Murata) | С         | 100  | nF   |

1. L1 Alternative can be used if not following reference design. C<sub>BY</sub> is recommended to reduce any high frequency component on VIN bus. C<sub>BY</sub> is optional and used to filter any high frequency component on VIN bus.

#### **Table 2. RECOMMENDED INDUCTORS**


|              |                 |        | DCR       | ISAT     | Comp | onent Dime | nsions |
|--------------|-----------------|--------|-----------|----------|------|------------|--------|
| Manufacturer | Part #          | L (nH) | (mΩ Typ.) | (Note 2) | L    | w          | н      |
| Toko         | DFE201610E-R33N | 330    | 21        | 6.1      | 2.0  | 1.6        | 1.0    |
| Toko         | DFE201610E-R47N | 470    | 26        | 5.3      | 2.0  | 1.6        | 1.0    |

2.  $I_{SAT}$  where the dc current drops the inductance by 30%.

## **PIN CONFIGURATION**

| VIN        | SW         | PGND       |
|------------|------------|------------|
| A1         | A2         | • A3       |
| (B1)       | B2         | (B3)       |
| C1         | PGND<br>C2 | AGND<br>C3 |
| VSEL<br>D1 | EN<br>D2   | SDA<br>D3  |
| AGND       | SCL        | VOUT       |

Top View



Bottom View

## Figure 2. Pin Configuration

## **Table 3. PIN DEFINITIONS**

| Table 3. PIN | DEFINITIONS | Figure 2. Pin Configuration                                                                                                                                                                                                                                                                                                                                                                                                     |
|--------------|-------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Pin #        | Name        | E scrip, in                                                                                                                                                                                                                                                                                                                                                                                                                     |
| D1           | VSEL        | Voltage Select. When this pin is LOW, V <sub>0</sub> - is at by the VSE.3 register. When this pin is HIGH, V <sub>0UT</sub> is set by the VSEL1 register. If the pin a conjunction with the MODE bits in the Control register 02h, will select Forced F 'M Au. FM/PWM node of operation, VSEL0 = Auto PFM, and VSEL1 = FPWM. The York phase an internal pull-down resistor (250 YVV), which is only activated with a logic low. |
| D2           | EN          | <b>Enable.</b> The device is 1. Shuta on Mode when this pir is LOW. Device keeps register content when EN pin is L. The EN Pin has an internal pail-down existor (250 kW), which is only activated with the ic how.                                                                                                                                                                                                             |
| E2           | SCL         | I <sup>2</sup> C Ser Clock                                                                                                                                                                                                                                                                                                                                                                                                      |
| D3           | SDA         | <sup>2</sup> C Serial                                                                                                                                                                                                                                                                                                                                                                                                           |
| E3           | VOUT        | ense pin for V <sub>OUT</sub> . Connect to C <sub>OUT</sub> .                                                                                                                                                                                                                                                                                                                                                                   |
| A3, B3, C2   | PG. D       | Power Ground. The low -side MOSFET is referenced to this pin. C <sub>IN</sub> and C <sub>OUT</sub> should be returned with a minimal path to these pins.                                                                                                                                                                                                                                                                        |
| C3, E1       | AG D        | Analog Ground. All signals are referenced to this pin. Avoid routing high di/dt AC currents through this pin.                                                                                                                                                                                                                                                                                                                   |
| A1, B1, C1   | VIN         | Power Input Voltage. Connect to the input power source. Connect to CIN with minimal path.                                                                                                                                                                                                                                                                                                                                       |
| A2, B2       | SW          | Switching Node. Connect to the inductor.                                                                                                                                                                                                                                                                                                                                                                                        |
| 74           | 112         | RE                                                                                                                                                                                                                                                                                                                                                                                                                              |

#### **Table 4. ABSOLUTE MAXIMUM RATINGS**

| Symbol                 | Parameter                                          | Parameter        | Min  | Max             | Unit |
|------------------------|----------------------------------------------------|------------------|------|-----------------|------|
| V <sub>IN</sub>        | Voltage on SW, VIN Pins                            | IC Not Switching | -0.3 | 7.0             | V    |
|                        |                                                    | IC Switching     | -0.3 | 6.5             |      |
|                        | Voltage on EN Pin                                  | ·                | -0.3 | VIN<br>(Note 3) |      |
|                        | Voltage on All Other Pins                          | IC Not Switching | -0.3 | VIN<br>(Note 3) |      |
| V <sub>OUT</sub>       | Voltage on VOUT Pin                                |                  | -0.3 | 6.5             | V    |
| V <sub>INOV_SLEW</sub> | Maximum Slew Rate of V <sub>IN</sub> > 6.5V, PWM S | Switching        |      | 100             | V/ms |
| ESD                    | Human Body Model, ANSI/ESDA/JEDEC                  | IS-001-2012      | 20   | 000             | V    |
|                        | Charged Device Model per JESD22-C101               |                  | 10   | 000             |      |
| TJ                     | Junction Temperature                               |                  | -40  | +150            | °C   |
| T <sub>STG</sub>       | Storage Temperature                                |                  | ٦5   | +150            | °C   |
| ΤL                     | Lead Soldering Temperature, 10 Seconds             |                  |      | +230            | °C   |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any the plinit, exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

3. Lesser of 7V or  $V_{IN}$  + 0.3 V.

#### **Table 5. RECOMMENDED OPERATING CONDITIONS**

| Symbol           | Parameter Min. Typ           | Max. | Unit |
|------------------|------------------------------|------|------|
| V <sub>IN</sub>  | Supply Voltage Range 2.5     | 5.5  | V    |
| I <sub>OUT</sub> | Output Current               | 3.0  | А    |
| T <sub>A</sub>   | Operating Ambier 1em, rat 9  | +85  | °C   |
| Т <sub>Ј</sub>   | Operating tic Temp ature -40 | +125 | °C   |

Functional operation above the stress listed in the Recommended Operating Parces is not implied. Extended exposure to stresses beyond the Recommended Operating Lages hits r y affect cevice reliability.

#### Table 6. THERM ' Ph PF 'T'

| Symbo           | S Parameter                                     | Min. | Тур. | Max. | Unit |
|-----------------|-------------------------------------------------|------|------|------|------|
| θ <sub>JA</sub> | Junction-to-Ambient Thermal Resistance (Note 4) |      | 42   |      | °C/W |

4. Junction-to-ambient inernal resistance is a function of application and board layout. This data is simulated with four-layer 2s2p boards with vias in accordance to JESD51- JEDEC standard. Special attention must be paid not to exceed the junction temperature

#### Table 7. ELECTRICAL CHARACTERISTICS

Minimum and maximum values are at V<sub>IN</sub> = 3.6 V, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = 25°C, V<sub>IN</sub> = 3.6 V, V<sub>OUT</sub> = 0.4 V and EN = 1.8 V.

| Symbol                   | Parameter                          | Condition                                                                           | Min.          | Тур. | Max.  | Unit |
|--------------------------|------------------------------------|-------------------------------------------------------------------------------------|---------------|------|-------|------|
| POWER SUPPL              | les                                | •                                                                                   |               |      |       |      |
| lQ                       | Quiescent Current                  | $I_{LOAD} = 0$                                                                      |               | 50   |       | μA   |
| I <sub>SD</sub>          | H/W Shutdown Supply Current        | EN = GND                                                                            |               | 0.1  | 3.0   | μA   |
|                          | S/W Shutdown Supply Current        | EN = 1.8 V, BUCK ENx = 0,<br>2.5 V $\leq$ V <sub>IN</sub> $\leq$ 5.5 V              |               | 2    | 12    | μΑ   |
| V <sub>UVLO</sub>        | Under-Voltage Lockout Threshold    | V <sub>IN</sub> Rising                                                              |               | 2.32 | 2.45  | V    |
| V <sub>UVHYST</sub>      | Under-Voltage Lockout Hysteresis   |                                                                                     |               | 350  |       | mV   |
| EN, VSEL, SDA            | , SCL                              |                                                                                     | -             |      |       |      |
| V <sub>IH</sub>          | HIGH-Level Input Voltage           | $2.5 \text{ V} \le \text{V}_{IN} \le 5.5 \text{ V}$                                 | 1.1           |      |       | V    |
| V <sub>IL</sub>          | LOW-Level Input Voltage            | $2.5 V \le V_{IN} \le 5.5 V$                                                        |               |      | 0.4   | A v  |
| I <sub>IN</sub>          | Input Bias Current                 | Input Tied to GND or VIN                                                            |               | 0.01 | C1.00 | μΑ   |
| V <sub>OUT</sub> REGULAT | TION                               |                                                                                     |               | .04  | /     |      |
| V <sub>REG</sub>         | V <sub>OUT</sub> DC Accuracy       | $2.8 V \le V_{IN} \le 4.8 V, V_{OU} = 0.4 \\ I_{OUT(DC)} = 0 A, Auto Mod_{l}$       | -3            | U,   | +5    | %    |
|                          |                                    | $\begin{array}{llllllllllllllllllllllllllllllllllll$                                | <b>2</b> -1.5 | 1    | +1.5  |      |
|                          |                                    | $\begin{array}{cccc} 2.8 & \searrow & 4. & 7, \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $ | SCI           | 10,  | +6    |      |
| POWER SWITC              | H/PROTECTION                       | NE OVO                                                                              | <u>Str</u>    |      |       |      |
| I <sub>LIMPK</sub>       | P-MOS Peak Current Lin             | anne 70 aleo                                                                        | 4.00          | 4.75 | 5.50  | Α    |
| T <sub>LIMIT</sub>       | Thermal Shutdov                    | C C R                                                                               |               | 150  |       | °C   |
| T <sub>HYST</sub>        | Thermal Coursow, Hyster esis       | K THEO                                                                              |               | 17   |       | °C   |
| V <sub>SDWN</sub>        |                                    | Risirg Threshold                                                                    |               | 6.15 |       | V    |
|                          | CNOF                               | Falling Threshold                                                                   | 5.50          | 5.73 |       |      |
| FREQUENCY C              | TRC                                | Alle                                                                                |               |      |       |      |
| f <sub>SW</sub>          | scillator Frequency                | r<br>Í                                                                              | 2.05          | 2.40 | 2.75  | MHz  |
| DAC                      | OF BE                              | ·                                                                                   | -             | -    |       | -    |
|                          | Resolution                         |                                                                                     |               | 7    |       | Bits |
|                          | Differential Nonlinearity (Note 5) |                                                                                     |               |      | 0.5   | LSB  |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Monotonicity assured by design.

#### **Table 8. SYSTEM CHARACTERISTICS**

The following system characteristics are guaranteed by design and are not performed in production testing. Recommended operating conditions, unless otherwise noted, V<sub>IN</sub> =2.5 V to 5.5 V,  $T_A = -40^{\circ}C$  to +85°C, V<sub>OUT</sub> =0.4 V.

Typical values are given at  $T_A = 25^{\circ}C$ ,  $V_{IN} = 3.6$  V. System characteristics are based on circuit per Figure 1.

L = 0.33 mH, DFE201610E-R33M (TOKO), C<sub>IN</sub> = 1 × 4.7  $\mu$ F, 10 V, 0603 (1608 metric), C1608X5R1A475K (TDK) and C<sub>OUT</sub> = 2 × 22  $\mu$ F (6.3 V, 0603, TDK C1608X5R0J226M080AC) + 4  $\times$  100  $\mu$ F (6.3 V, 0201, Murata GRM033R60J104KE19D) + 1  $\times$  4.7  $\mu$ F (6.3 V, 0402, TDK C1608X5R0J226M080AC) + 4  $\times$  100  $\mu$ F (6.3 V, 0201, Murata GRM033R60J104KE19D) + 1  $\times$  4.7  $\mu$ F (6.3 V, 0402, TDK C1608X5R0J226M080AC) + 4  $\times$  100  $\mu$ F (6.3 V, 0201, Murata GRM033R60J104KE19D) + 1  $\times$  4.7  $\mu$ F (6.3 V, 0402, TDK C1608X5R0J226M080AC) + 4  $\times$  100  $\mu$ F (6.3 V, 0201, Murata GRM033R60J104KE19D) + 1  $\times$  4.7  $\mu$ F (6.3 V, 0402, TDK C1608X5R0J26M080AC) + 4  $\times$  100  $\mu$ F (6.3 V, 0201, Murata GRM033R60J104KE19D) + 1  $\times$  4.7  $\mu$ F (6.3 V, 0402, TDK C1608X5R0J26M080AC) + 4  $\times$  100  $\mu$ F (6.3 V, 0201, Murata GRM033R60J104KE19D) + 1  $\times$  4.7  $\mu$ F (6.3 V, 0402, TDK C1608X5R0J26M080AC) + 4  $\times$  100  $\mu$ F (6.3 V, 0402, TDK C1608X5R0J26M080AC) + 4  $\times$  100  $\mu$ F (6.3 V, 0402, TDK C1608X5R0J26M080AC) + 4  $\times$  100  $\mu$ F (6.3 V, 0201, Murata GRM033R60J104KE19D) + 1  $\times$  4.7  $\mu$ F (6.3 V, 0402, TDK C1608X5R0J26M080AC) + 4  $\times$  100  $\mu$ F (6.3 V, 0201, Murata GRM033R60J104KE19D) + 1  $\times$  4.7  $\mu$ F (6.3 V, 0402, TDK C1608X5R0J26M080AC) + 4  $\times$  100  $\mu$ F (6.3 V, 0402, TDK C1608X5R0J26M080AC) + 4  $\times$  100  $\mu$ F (6.3 V, 0402, TDK C1608X5R0J26M080AC) + 4  $\times$  100  $\mu$ F (6.3 V, 0402, TDK C1608X5R0J26M080AC) + 4  $\times$  100  $\mu$ F (6.3 V, 0402, TDK C1608X5R0J26M080AC) + 1  $\times$  100  $\mu$ F (6.3 V, 0402, TDK C1608X5R0J26M080AC) + 1  $\times$  100  $\mu$ F (6.3 V, 0402, TDK C1608X5R0J26M080AC) + 1  $\times$  100  $\mu$ F (6.3 V, 0402, TDK C1608X5R0J26M080AC) + 1  $\times$  100  $\mu$ F (6.3 V, 0402, TDK C1608X5R0J26M080AC) + 1  $\times$  100  $\mu$ F (6.3 V, 0402, TDK C1608X5R0J26M080AC) + 1  $\times$  100  $\mu$ F (6.3 V, 0402, TDK C1608X5R0J26M080AC) + 1  $\times$  100  $\mu$ F (6.3 V, 0402, TDK C1608X5R0J26M080AC) + 1  $\times$ C1005X5R0J475M050BC).

| Symbol                                                | Parameter       | Condition                                                                                                                                                                                                            | Min. | Тур. | Max. | Unit |
|-------------------------------------------------------|-----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|------|
| LOAD <sub>REG</sub>                                   | Load Regulation | I <sub>OUT</sub> = 0 A to 3 A, Forced PWM Mode                                                                                                                                                                       |      | 0.05 |      | %/A  |
| LINE <sub>REG</sub>                                   | Line Regulation | 2.5 V $\leq$ V $_{IN}$ $\leq$ 5.5 V, I_{OUT} =1.5 A                                                                                                                                                                  |      | 0.09 |      | %/V  |
| V <sub>OUT_RIPPLE</sub>                               | Ripple Voltage  | I <sub>OUT</sub> = 20 mA, PFM Mode                                                                                                                                                                                   |      | 16   |      | mV   |
|                                                       |                 | I <sub>OUT</sub> = 700 mA, PFM Mode                                                                                                                                                                                  |      | 5    |      |      |
| $\Delta V_{OUT\_LOAD}$                                | Load Transient  | $I_{OUT}$ = 10 mA $\Leftrightarrow$ 700 mA,<br>t <sub>R</sub> = t <sub>F</sub> = 200 ns, V <sub>OUT</sub> = 0.4 V, Auto Mode                                                                                         |      | ±20  |      | mV   |
|                                                       |                 | $\begin{array}{l} I_{OUT} = 0 \text{ mA} \Leftrightarrow 800 \text{ mA}, \\ t_R = t_F = 0.9 \ \mu\text{s}, \ V_{IN} = 3.2 \ \text{V}, \ V_{OUT} = 1.125 \ \text{V}, \\ \text{Auto Mode} \end{array}$                 |      | ±13  | SIGN |      |
|                                                       |                 | $\label{eq:IOUT} \begin{array}{l} I_{OUT} = 0 \text{ mA} \Leftrightarrow 800 \text{ mA}, \\ t_R = t_F = 0.9 \ \mu\text{s}, \ V_{IN} = 3.8 \ \text{V}, \ V_{OUT} = 1.125 \ \text{V}. \\ \text{Auto Mode} \end{array}$ |      | 13   |      |      |
| $\Delta V_{OUT\_LINE}$                                | Line Transient  | $V_{IN} = 3.0 \text{ V} \Leftrightarrow 3.6 \text{ V},$<br>$t_R = t_F = 10  \mu\text{s},  I_{OUT} = 10^{\circ} \text{ m}$ $\sim$ PWIVI Mode                                                                          | Pr   | ±11  |      | mV   |
| t <sub>ss</sub>                                       | Soft-Start      | EN High to 95% of <sup></sup> get_\ <sub>IT</sub> (4 V),<br>I <sub>OUT</sub> = 200 mA: F, wt 528BL 98x                                                                                                               | sent | 66   |      | μs   |
| t <sub>delay</sub>                                    | EN Delay        | EN High + $V_{OUT}$ Tart-t Rise.<br>$V_{OUT} = 0.t$ , = 0 A; FANE3528EUC48X                                                                                                                                          | 2MP  | 5    |      | ms   |
| <b>able 9. I<sup>2</sup>C TIN</b><br>Guaranteed by de | MING SPECIFICA  | NS OFCOMMENTO                                                                                                                                                                                                        |      |      |      |      |

## Table 9. I<sup>2</sup>C TIMING SPECIFICA<sup>7</sup> JINS

| Symbol              | Tieler                                          | Condition                                  | Min. | Тур. | Max. | Unit |
|---------------------|-------------------------------------------------|--------------------------------------------|------|------|------|------|
| f <sub>SCL</sub>    | C. rk. Juency                                   | Standard Mode                              |      |      | 100  | kHz  |
|                     | C. sk. Juency No.                               | Fast Mode                                  |      |      | 400  | kHz  |
|                     | I CLOLE SE                                      | Fast Mode Plus                             |      |      | 1000 |      |
|                     | OFV. FORES                                      | High-Speed Mode, $C_B \le 100 \text{ pF}$  |      |      | 3400 |      |
| , C                 |                                                 | High-Speed Mode, $C_B \leq 400 \text{ pF}$ |      |      | 1700 |      |
| t <sub>BU</sub> ⊨   | Bus-Free Time between STOP and START Conditions | Standard Mode                              |      | 4.7  |      | μs   |
|                     |                                                 | Fast Mode                                  |      | 1.3  |      |      |
|                     |                                                 | Fast Mode Plus                             |      | 0.5  |      |      |
| t <sub>HD;STA</sub> | START or REPEATED START<br>Hold Time            | Standard Mode                              |      | 4    |      | μs   |
|                     |                                                 | Fast Mode                                  |      | 600  |      | ns   |
|                     |                                                 | Fast Mode Plus                             |      | 260  |      |      |
|                     |                                                 | High-Speed Mode                            |      | 160  |      |      |
| t <sub>LOW</sub>    | SCL LOW Period                                  | Standard Mode                              |      | 4.7  |      | μs   |
|                     |                                                 | Fast Mode                                  |      | 1.3  |      |      |
|                     |                                                 | Fast Mode Plus                             |      | 0.5  |      |      |
|                     |                                                 | High-Speed Mode, $C_B \le 100 \text{ pF}$  |      | 160  |      | ns   |
|                     |                                                 | High–Speed Mode, $C_B \le 400 \text{ pF}$  |      | 320  |      |      |

## Table 9. I<sup>2</sup>C TIMING SPECIFICATIONS (continued)

Guaranteed by design.


| Symbol              | Parameter                                                | Condition                                    | Min.                 | Тур.              | Max. | Unit |
|---------------------|----------------------------------------------------------|----------------------------------------------|----------------------|-------------------|------|------|
| t <sub>HIGH</sub>   | SCL HIGH Period                                          | Standard Mode                                |                      | 4                 |      | μs   |
|                     |                                                          | Fast Mode                                    |                      | 600               |      | ns   |
|                     |                                                          | Fast Mode Plus                               |                      | 260               |      |      |
|                     |                                                          | High–Speed Mode, $C_B \le 100 \text{ pF}$    |                      | 60                |      |      |
|                     |                                                          | High–Speed Mode, $C_B \le 400 \text{ pF}$    |                      | 120               |      |      |
| t <sub>SU;STA</sub> | Repeated START Setup Time                                | Standard Mode                                |                      | 4.7               |      | μs   |
|                     |                                                          | Fast Mode                                    |                      | 600               |      | ns   |
|                     |                                                          | Fast Mode Plus                               |                      | 260               |      |      |
|                     |                                                          | High-Speed Mode                              |                      | 160               |      |      |
| t <sub>SU;DAT</sub> | Data Setup Time                                          | Standard Mode                                |                      | 250               | - GR | ns   |
|                     |                                                          | Fast Mode                                    |                      | 100               | D.   |      |
|                     |                                                          | Fast Mode Plus                               |                      | 50                |      |      |
|                     |                                                          | High-Speed Mode                              | SE                   | 10                |      |      |
| t <sub>HD;DAT</sub> | Data Hold Time                                           | Standard Mode                                | 0                    |                   | 3.45 | μs   |
|                     |                                                          | Fast / de                                    |                      | 04                | 900  | ns   |
|                     |                                                          | i st Mol Plus                                | 0                    |                   | 450  |      |
|                     |                                                          | "o. Speed Mcar, $C_B \le 100$ p.             | 0                    |                   | 70   |      |
|                     |                                                          | High-Speed Mode, $C_{E} \leq 400 \text{ pF}$ | 0                    |                   | 150  |      |
| t <sub>RCL</sub>    | SCL Rise Time                                            | Standard Mode                                | 20+0                 | .1C <sub>B</sub>  | 1000 | ns   |
|                     |                                                          | Fast Mode                                    | 20+0                 | 0.1C <sub>B</sub> | 300  |      |
|                     |                                                          | Fast Mode Fius                               | 20+0                 | 0.1C <sub>B</sub> | 120  |      |
|                     | NUE                                                      | High Speed Mode, $C_B \le 100 \text{ pF}$    |                      | 10                | 80   |      |
|                     | 15 SF                                                    | High–Speed Mode, $C_B \le 400 \text{ pF}$    |                      | 20                | 160  |      |
| t <sub>FCL</sub>    | - Fall Time                                              | Standard Mode                                | 20+0                 | 0.1C <sub>B</sub> | 300  | ns   |
|                     | EN PERES                                                 | Fast Mode                                    | 20+0                 | 0.1C <sub>B</sub> | 300  |      |
|                     | EPI                                                      | Fast Mode Plus                               | 20+0                 | 0.1C <sub>B</sub> | 120  |      |
| THI                 | - Kr                                                     | High–Speed Mode, $C_B \le 100 \text{ pF}$    |                      | 10                | 40   |      |
|                     |                                                          | High-Speed Mode, $C_B \le 400 \text{ pF}$    |                      | 20                | 80   |      |
| t <sub>RCL1</sub>   | Rise Time of SCL After a<br>REPEATED START Condition and | High-Speed Mode, $C_B \le 100 \text{ pF}$    |                      | 10                | 80   | ns   |
|                     | After ACK Bit                                            | High–Speed Mode, $C_B \le 400 \text{ pF}$    |                      | 20                | 160  |      |
| t <sub>RDA</sub>    | SDA Rise Time                                            | Standard Mode                                | 20+0.1C <sub>B</sub> |                   | 1000 | ns   |
|                     |                                                          | Fast Mode                                    | 20+0                 | ).1C <sub>B</sub> | 300  |      |
|                     |                                                          | Fast Mode Plus                               | 20+0                 | ).1C <sub>B</sub> | 120  |      |
|                     |                                                          | High-Speed Mode, $C_B \le 100 \text{ pF}$    |                      | 10                | 80   |      |
|                     |                                                          | High–Speed Mode, $C_B \leq 400 \ \text{pF}$  |                      | 20                | 160  |      |

## Table 9. I<sup>2</sup>C TIMING SPECIFICATIONS (continued)

Guaranteed by design.

| Symbol              | Parameter                       | Condition                                  | Min. | Тур.             | Max. | Unit |
|---------------------|---------------------------------|--------------------------------------------|------|------------------|------|------|
| t <sub>FDA</sub>    | SDA Fall Time                   | Standard Mode                              | 20+0 | .1C <sub>B</sub> | 300  | ns   |
|                     |                                 | Fast Mode                                  | 20+0 | .1C <sub>B</sub> | 300  |      |
|                     |                                 | Fast Mode Plus                             | 20+0 | .1C <sub>B</sub> | 120  |      |
|                     |                                 | High–Speed Mode, $C_B \leq 100 \text{ pF}$ |      | 10               | 80   |      |
|                     |                                 | High–Speed Mode, $C_B \le 400 \text{ pF}$  |      | 20               | 160  |      |
| t <sub>SU;STO</sub> | Stop Condition Setup Time       | Standard Mode                              |      | 4                |      | μs   |
|                     |                                 | Fast Mode                                  |      | 600              |      | ns   |
|                     |                                 | Fast Mode Plus                             |      | 120              |      |      |
|                     |                                 | High-Speed Mode                            |      | 160              |      |      |
| CB                  | Capacitive Load for SDA and SCL |                                            |      |                  | 400  | pF   |

## **TIMING DIAGRAMS**





Note A: First rising edge of SCLH after Repeated Start and after each ACK bit.

Figure 4. I<sup>2</sup>C Interface Timing for High–Speed Mode

#### **TYPICAL CHARACTERISTICS**

UNLESS OTHERWISE SPECIFIED, V<sub>IN</sub> = 3.6 V, V<sub>OUT</sub> = 0.4 V, AUTO MODE, T<sub>A</sub> = 25°C; CIRCUIT AND COMPONENTS ACCORDING TO FIGURE 1 AND TABLE 1.








#### TYPICAL CHARACTERISTICS (continued)

UNLESS OTHERWISE SPECIFIED, V<sub>IN</sub> = 3.6 V, V<sub>OUT</sub> = 0.4 V, AUTO MODE, T<sub>A</sub> = 25°C; CIRCUIT AND COMPONENTS ACCORDING TO FIGURE 1 AND TABLE 1.







Figure 11. Output Ripple,  $V_{IN}$  = 3.6 V,  $V_{OUT}$  = 0.65 V, 20 mA Load






Figure 13. Line Transient,  $V_{iN}$  = 3.0 V  $\Leftrightarrow$  3.6 V,  $V_{OUT}$  = 0.4 V, 10  $\mu s$  Edge, 100 mA Load, Forced PWM Mode




Figure 14. Load Transient,  $V_{IN}$  = 3.6 V,  $V_{OUT}$  = 0.4 V, 10 mA  $\Leftrightarrow$  700 mA, 200 ns Edge, Auto Mode






Figure 15. Load Transient,  $V_{IN}$  = 3.2 V,  $V_{OUT}$  = 1.125 V, 0 mA  $\Leftrightarrow$  800 mA, 900 ns Edge, Auto Mode

Figure 16. Load Transient, V<sub>IN</sub> = 3.8 V, V<sub>OUT</sub> = 1.125 V, 0 mA ⇔ 800 mA, 900 ns Edge, Auto Mode

#### TYPICAL CHARACTERISTICS (continued)

UNLESS OTHERWISE SPECIFIED, VIN = 3.6 V, VOUT = 0.4 V, AUTO MODE, TA = 25°C; CIRCUIT AND COMPONENTS ACCORDING TO FIGURE 1 AND TABLE 1.





## **OPERATING DESCRIPTION**

The FAN53528 is a step-down switching voltage regulator that delivers a programmable output voltage from an input voltage supply of 2.5 V to 5.5 V. Using a propri- ary architecture with synchronous rectification, the E is capable of delivering 3.0 A at over 80° en ion v. The regulator operates at a nominal frequency f 2.4 N Hz at full load, which reduces the value of the externation ponents to 330 nH or 470 nH for the outer i Jucto and 44 uF for the output capacitor. High eff (eperies). Lained at light lone with single-pulse PFM

An I<sup>2</sup>C-corr and 'enuce allows transfers up to 3.4 Mbps. This omm lication interface can be used to:

- Dynamically re Jgram the output voltage in 6.25 mV increments;
- Reprogram the mode to enable or disable PFM;
- Control voltage transition slew rate; or
- Enable/disable the regulator.

#### **Control Scheme**

The FAN53528 uses a proprietary non-linear, fixed-frequency PWM modulator to deliver a fast load transient response, while maintaining a constant switching frequency over a wide range of operating conditions. The regulator performance is independent of the output capacitor ESR, allowing for the use of ceramic output capacitors. Although this type of operation normally results in a switching frequency that varies with input voltage and load current, an internal frequency loop holds the switching frequency constant over a large range of input voltages and load currents.

very light loads, the FAN53528 operates in L continuous Curren Mode (DCM) single-pulse PFM, which produces low output ripple compared with other PFM architectures. Fransition between PWM and PFM is relatively scamless, providing a smooth transition between DCM and CCM Modes.

FFM can be disabled by programming the MODE bits in the CONTROL register in combination with the state of the VSEL pin. See table in the Control Register 02h.

#### Enable and Soft-Start

When the EN pin is LOW; the IC is shut down, all internal circuits are off, and the part draws very little current. In this state, I<sup>2</sup>C can be written to or read from as long as input voltage is above the UVLO. The registers keep the content when the EN pin is LOW. The registers are reset to default values during a Power On Reset (POR). When the OUTPUT DISCHARGE bit in the Control register is enabled (logic HIGH) and the EN pin is LOW or the BUCK ENx bit is LOW, an 11  $\Omega$  load is connected from VOUT to GND to discharge the output capacitors.

Raising EN while the BUCK ENx bit is HIGH activates the part and begins the soft-start cycle. For option EUC48X, there is 5 ms delay time from EN HIGH to VOUT start soft-start. And for options FAN53528BUC08X, FAN53528GUC48X and FAN53528DUC40X, there is no EN Delay. During soft-start, the modulator's internal reference is ramped slowly to minimize surge currents on the input and prevent overshoot of the output voltage. Synchronous rectification is inhibited, allowing the IC to start into a pre-charged capacitive load.




Figure 18. EN Delay

If large values of output capacitance are used, the regulator may fail to start. The maximum  $C_{OUT}$  capacitance for starting with a heavy constant-current load is approximately:

$$C_{\text{OUTMAX}} \approx (I_{\text{LMPK}} - I_{\text{LOAD}}) \times \frac{320 \mu}{V_{\text{OUT}}} \tag{eq. 1}$$

where  $C_{OUTMAX}$  is expressed in  $\mu F$  and  $I_{LOAD}$  is the load current during soft-start, expressed in A.

If the regulator is at its current limit for 16 consecutive current limit cycles, the regulator shuts down and enters tri–state before reattempting soft–start 1700  $\mu$ s later. This limits the duty cycle of full output current during soft–start to prevent excessive heating.

The IC allows for software enable of the regulator, when EN is HIGH, through the BUCK\_EN bits. BUCK\_ENU and BUCK\_EN1 are both initialized HIGH. These opt. The after a POR, regardless of the state of the SEL vin

| Pi | ins  | Bľ      | T۶  |        | RUN      |
|----|------|---------|-----|--------|----------|
| EN | VSEL | BUCK_EK | L 1 | Ουίριτ | Mcde     |
| 0  | Х    | ~       |     | CFF    | Shuidown |
| 1  | 0    | 0       | X.  | OFF    | Shutdown |
| 1  | 0    |         |     | ONC    | Auto     |
| 1  | 1    | x       | 0   | 0FF    | Shutdown |
| 1  | 1    | G       | 1   | ON     | FPWM     |

Table 10. HARDWARE AND SC TWARE BLE

#### VSEL Pin and I<sup>2</sup>C Programming Output Voltage

The output voltage is set by the NSELx control bits in VSEL0 and VSEL1 registers. The output is given as:

$$V_{OUT} = 0.35 V + NSELx \times 6.25 mV$$
 (eq. 2)

For example, if NSEL =1010000 (80 decimal), then  $V_{OUT} = 0.35 + 0.5 = 0.85$  V.

Output voltage can also be controlled by toggling the VSEL pin LOW or HIGH. VSEL LOW corresponds to VSEL0 and VSEL HIGH corresponds to VSEL1. Upon POR, VSEL0 and VSEL1 are reset to their default voltages.

#### **Transition Slew Rate Limiting**

When transitioning from a low to high voltage, the IC can be programmed for one of eight possible slew rates using the SLEW bits in the Control register, as shown in Table 11.

Table 11. TRANSITION SLEW RATE

| Decimal | Bin | Slew Rate |       |
|---------|-----|-----------|-------|
| 0       | 000 | 64.00     | mV/μs |
| 1       | 001 | 32.00     | mV/μs |
| 2       | 010 | 16.00     | mV/μs |
| 3       | 011 | 8.00      | mV/μs |
| 4       | 100 | 4.00      | mV/μs |
| 5       | 101 | 2.00      | mV/μs |
| 6       | 110 | 1.00      | mV/μs |
| 7       | 111 | 0.50      | mV/μs |

Transitions from high to low voltage rely on the output load to discharge  $V_{OUT}$  to the new set point. Once the high-to-low transition begins, the IC stops switching until  $V_{OUT}$  has reached the new point.

#### Under-Voltage Lo .out VLC

When EN is H. H. ...eu. ...-voltage lockout keeps the part from open tin uption the input supply voltage rises HIGH en 1gh property operate. This ensures proper operation on the egulator during startup or shutdown.

## າຍ. Over-Volage Protection (OVP)

Vhen  $V_{\rm IN}$  exceeds  $V_{\rm SDWN} (\sim 6.2 \text{ V})$ , the IC stops switching to protect the circuitry from internal spikes above 6 5 V. An internal filter prevents the circuit from shutting down due to noise spikes.

## **Current Limiting**

A heavy load or short circuit on the output causes the current in the inductor to increase until a maximum current threshold is reached in the high-side switch. Upon reaching this point, the high-side switch turns off, preventing high currents from causing damage. 16 consecutive current limit cycles in current limit, cause the regulator to shut down and stay off for about 1700 µs before attempting a restart.

#### **Thermal Shutdown**

When the die temperature increases, due to a high load condition and/or high ambient temperature, the output switching is disabled until the die temperature falls sufficiently. The junction temperature at which the thermal shutdown activates is nominally 150°C with a 17°C hysteresis.

#### Monitor Register (Reg05)

The Monitor register indicates of the regulation state of the IC. If the IC is enabled and is regulating, its value is (1000 0001).

#### I<sup>2</sup>C Interface

The serial interface is compatible with Standard, Fast, Fast Plus, and HS Mode I<sup>2</sup>C Bus® specifications. The SCL line is an input and its SDA line is a bi–directional open–drain output; it can only pull down the bus when active. The SDA line only pulls LOW during data reads and when signaling ACK. All data is shifted in MSB (bit 7) first.

#### I<sup>2</sup>C Slave Address

In hex notation, the slave address assumes a 0 LS Bit. The hex slave address is A0 for FAN53528BUCxxX and A4 for FAN53528DUCxxX, FAN53528EUCxxX, and FAN53528GUCxxX.


|                           |     | Bits |   |   |   |   |   |   |     |
|---------------------------|-----|------|---|---|---|---|---|---|-----|
| Option                    | Hex | 7    | 6 | 5 | 4 | 3 | 2 | 1 | 0   |
| BUCxx                     | A0  | 1    | 0 | 1 | 0 | 0 | 0 | 0 | R/W |
| DUCxx,<br>EUCxx,<br>GUCxx | A4  | 1    | 0 | 1 | 0 | 0 | 1 | 0 | R/₩ |

Table 12. I<sup>2</sup>C SLAVE ADDRESS

Other slave addresses can be assigned. Contact an **onsemi** representative.

#### **Bus Timing**

As shown in Figure 19 data is normally transferred when SCL is LOW. Data is clocked in on the rising edge of SCL. Typically, data transitions shortly at or after the falling edge of SCL to allow sufficient time for the data to set up before the next SCL rising edge.



Each bus transaction begins and ends with SDA and SCL HIGH. A transaction begins with a STARP condition, which is defined as SDA transitioning from 4 to 0 with SCL HIGH, as shown in Figure 20.






Figure 20. START Bit

A transaction ends with a STOP condition, defined as SDA transitioning from 0 to 1 with SCL high, as shown in Figure 21.



During a read from the FAN53528, the master issues a REPEATED START after sending the register address and before resending the slave address. The REPEATED START is a 1 to 0 transition on SDA while SCL is HIGH, as shown in Figure 22.



## High- '' (H! Mode

o. tocors for H.gh-Speed (HS), Low-Speed (LS), na Tast-speed (FS) Modes are identical; except the bus  $s_1$  ea for HS Mode is 2 CMHz. HS Mode is entered when the bus master sends the HS master code 00001XXX after a START condition (Figure 20). The master code is sent in Fast or Fast-Plus Mode (less than 1 MHz clock); slaves do not ACK this transmission.

The master generates a REPEATED START condition (Figure 22) that causes all slaves on the bus to switch to HS More. The master then sends I<sup>2</sup>C packets, as described above, using the HS Mode clock rate and timing.

The bus remains in HS Mode until a STOP bit (Figure 21) is sent by the master. While in HS Mode, packets are separated by REPEATED START conditions (Figure 22).

## Read and Write Transactions


The following figures outline the sequences for data read and write. Bus control is signified by the shading of the packet, defined as:

- Master Drives Bus and
- Slave Drives Bus


All addresses and data are MSB first.

## Table 13. I<sup>2</sup>C BIT DEFINITIONS FOR FIGURE 23 AND FIGURE 24

| Symbol | Definition                                                          |
|--------|---------------------------------------------------------------------|
| S      | START, see Figure 20                                                |
| Р      | STOP, see Figure 21                                                 |
| A      | ACK. The slave drives SDA to 0 to acknowledge the preceding packet. |
| Ā      | NACK. The slave sends a 1 to NACK the pre-<br>ceding packet.        |
| R      | REPEATED START, see Figure 22                                       |



#### Figure 23. Write Transaction





#### **REGISTER DESCRIPTION**

#### Table 14. REGISTER MAP

| Hex<br>Address | Name    | Function                                                                                           | Binary   | Hex |
|----------------|---------|----------------------------------------------------------------------------------------------------|----------|-----|
| 00             | VSEL0   | Controls V <sub>OUT</sub> settings when VSEL pin = LOW                                             | 1XXXXXXX | XX  |
| 01             | VSEL1   | Controls V <sub>OUT</sub> settings when VSEL pin = HIGH                                            | 1XXXXXXX | XX  |
| 02             | CONTROL | Determines whether $V_{OUT}$ output discharge is enabled and the view rate of positive transitions | 10000010 | 82  |
| 03             | ID1     | Read-only register identifies vendor and chip                                                      | 10000001 | 81  |
| 04             | ID2     | Read-only register identifies die revision                                                         | 00001000 | 08  |
| 05             | MONITOR | Indicates device status                                                                            | 00000000 | 00  |
|                |         | NDERONIA                                                                                           |          |     |

## Table 15. BIT DEFINITIONS

The following table defines the operation or e h regis r b... Bold indicates power on default values.

| Bit     | Name        | т ре  | .e              | Description                                                                                                                                                                                                                                                                                                         |  |  |
|---------|-------------|-------|-----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|
| VSEL0   |             |       | 2E              | Register Address: 00                                                                                                                                                                                                                                                                                                |  |  |
| 7       | BUCK_L '0   | W     |                 | Sonware buck enable. When EN pin is LOW, the regulator is off. When EN pin is HIGH, BUCK_EN bit takes precedent.                                                                                                                                                                                                    |  |  |
| 6:0     | NSE 1       | R.W   | XXX XXXX        | Sots V <sub>OUT</sub> value from 0.35 to 1.14375 V (see eq. 2).                                                                                                                                                                                                                                                     |  |  |
| VSEL1   |             | EC    | 454             | Register Address: 01                                                                                                                                                                                                                                                                                                |  |  |
| 7       | BUCK_EN1    | R/W   | 2ESC            | Software buck enable. When EN pin is LOW, the regulator is off. When EN pin is HIGH, BUCK_EN bit takes precedent.                                                                                                                                                                                                   |  |  |
| 6:0     | NSEL1       | R/w   | XXX XXXX        | Sets V <sub>OUT</sub> value from 0.35 to 1.14375 V (see eq. 2).                                                                                                                                                                                                                                                     |  |  |
| CONTROL | YIS         | Ru    |                 | Register Address: 02                                                                                                                                                                                                                                                                                                |  |  |
|         | *<br>OUTPUT |       | 0               | When the regulator is disabled, V <sub>OUT</sub> is not discharged.                                                                                                                                                                                                                                                 |  |  |
| 7       | DISCHARGE   | R/W 1 |                 | When the regulator is disabled, $V_{\mbox{OUT}}$ discharges through an internal pull–down.                                                                                                                                                                                                                          |  |  |
| 6:4     | SLEW        | R/W   | <b>000</b> –111 | Sets the slew rate for positive voltage transitions (see Table 11)                                                                                                                                                                                                                                                  |  |  |
| 3       | Reserved    |       | 0               | Always reads back 0.                                                                                                                                                                                                                                                                                                |  |  |
| 2       | RESET       | R/W   | 0               | Setting to 1 resets all registers to default values. Always reads back 0.                                                                                                                                                                                                                                           |  |  |
| 1:0     | MODE        | R/W   | 10              | In combination with the VSEL pin, these two bits set the operation of the buck to be either in Auto-PFM/PWM Mode during light load or Forced PWM mode. See table below.<br>Mode of Operation<br>VSEL Pin Binary Operation<br>Low X0 Auto PFM/PWM<br>Low X1 Forced PWM<br>High 0X Auto PFM/PWM<br>High 1X Forced PWM |  |  |

#### Table 15. BIT DEFINITIONS (continued)

The following table defines the operation or each register bit. Bold indicates power-on default values.

| Bit     | Name        | Туре | Value | Description                                                                                                                                                 |
|---------|-------------|------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ID1     |             |      |       | Register Address: 03                                                                                                                                        |
| 7:5     | VENDOR      | R    | 100   | Signifies onsemi as the IC vendor.                                                                                                                          |
| 4       | Reserved    | R    | 0     | Always reads back 0.                                                                                                                                        |
| 3:0     | DIE_ID      | R    | 0001  | DIE ID                                                                                                                                                      |
| ID2     |             |      |       | Register Address: 04                                                                                                                                        |
| 7:4     | Reserved    | R    | 0000  | Always reads back 0000.                                                                                                                                     |
| 3:0     | DIE_REV     | R    | 1000  | FAN53528 Die Revision                                                                                                                                       |
| MONITOR |             |      |       | Register Address: 05                                                                                                                                        |
| 7       | PGOOD       | R    | 0     | 1: Buck is enabled and soft-start is completed.                                                                                                             |
| 6       | UVLO        | R    | 0     | 1: Signifies the VIN is less than the UVLO threshold.                                                                                                       |
| 5       | OVP         | R    | 0     | 1: Signifies the VIN is greater than the OVP threshold.                                                                                                     |
| 4       | POS         | R    | 0     | 1: Signifies a positive voltage transitic is in p gress and the output voltage has not yet reached its weat, vint. is bit is also set during IC soft-start. |
| 3       | NEG         | R    | 0     | 1: Signifies a negative volume to nsition is in progress and the output voltage has not vet in cheat in the setpoint.                                       |
| 2       | RESET_STAT  | R    | 0     | 1: Indicates that a gis relative et was performed. This bit is cleared after register is                                                                    |
| 1       | ОТ          | R    | 0     | 1 <sup>·</sup> gnifie 'he ermal shut own is ar,''\ 3.                                                                                                       |
| 0       | BUCK_STATUS | R    | 0     | 1: BL 'r enal. ed; 0: ouck disable 1.                                                                                                                       |

#### **APPLICATION INFORMATION**

#### Selecting the Inductor

The output inductor must 1 set b th the required inductance and the ene y-hand. The capability of the application. The induct requires sects the average current limit, the output of the properties of the contrast of the efficiency.

The ripple cut ent (1, 1) cut the regulator is:

$$\Delta I \approx \frac{V_{OUT}}{V_{IN}} \times \left(\frac{V_{IN} - V_{OUT}}{L + \xi_{W}}\right)$$
 (eq. 3)

The maximum average load current,  $I_{MAX(LOAD)}$ , is related to the peak current limit,  $I_{LIM(PK)}$ , by the ripple current such that:

$$I_{MAX(LOAD)} = I_{LIM(PK)} - \frac{\Delta I}{2}$$
 (eq. 4)

The FAN53528 is optimized for operation with L=330 nH, but is stable with inductances up to 1.0  $\mu$ H (nominal). The inductor should be rated to maintain at least 80% of its value at I<sub>LIM(PK)</sub>. Failure to do so decreases the amount of DC current the IC can deliver.

Efficiency is affected by the inductor DCR and inductance value. Decreasing the inductor value for a given physical size typically decreases the DCR; but since  $\Delta I$  increases, the RMS current increases, as do core and skin–effect losses:

$$I_{\text{RMS}} = \sqrt{I_{\text{OUT(DC)}}^2 + \frac{\Delta I^2}{12}}$$
 (eq. 5)

The increased RMS current produces higher losses inrough the  $R_{DS(ON)}$  of the IC MOSFETs and the inductor ESR.

Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

# Table 16. EFFECTS OF INDUCTOR VALUE (FROM330 nH RECOMMENDED) ON REGULATORPERFORMANCE

| I <sub>MAX(LOAD)</sub> | $\Delta V_{OUT}$ (eq. 7) | Transient Response |
|------------------------|--------------------------|--------------------|
| Increase               | Decrease                 | Degraded           |

#### **Inductor Current Rating**

The current–limit circuit can allow substantial peak currents to flow through L1 under worst–case conditions. If it is possible for the load to draw such currents, the inductor should be capable of sustaining the current or failing in a safe manner.

For space–constrained applications, a lower current rating for L1 can be used. The FAN53528 may still protect these inductors in the event of a short circuit, but may not be able to protect the inductor from failure if the load is able to draw higher currents than the DC rating of the inductor. Refer to Table 2 for the recommended inductors.

#### Output Capacitor and VOUT Ripple

If space is at a premium, 0603 capacitors may be used.

Increasing C<sub>OUT</sub> has negligible effect on loop stability and can be increased to reduce output voltage ripple or to improve transient response. Output voltage ripple,  $\Delta V_{OUT}$ , is calculated by:

$$\Delta V_{\text{OUT}} = \Delta I_{L} \Biggl[ \frac{f_{\text{SW}} \times C_{\text{OUT}} \times \text{ESR}^{2}}{2 \times D \times (1 - D)} + \frac{1}{8 \times f_{\text{SW}} \times C_{\text{OUT}}} \Biggr] (\text{eq. 6})$$

where C<sub>OUT</sub> is the effective output capacitance.

The capacitance of C<sub>OUT</sub> decreases at higher output voltages, which results in higher  $\Delta V_{OUT}$ . Equation 6 is only valid for CCM operation, which occurs in PWM Mode.

The FAN53528 can be used with either 2 x 22  $\mu$ F (0603) or 2 x 47 µF (0603) output capacitor configuration. If a tighter ripple and transient specification is need from the FAN53528, then the 2 x 47  $\mu$ F is recommended.

The lowest  $\Delta V_{OUT}$  is obtained when the IC is in PWM Mode and, therefore, operating at 2.4 MHz. In PFM Mode,  $f_{SW}$  is reduced, causing  $\Delta V_{OUT}$  to increase.

#### **ESL Effects**

The Equivalent Series Inductance (ESL) of the output capacitor network should be kept low to minimize the square-wave component of output ripple that results from the division ratio  $C_{OUT}$  ESL and the output inductor ( $L_{O}$  T). The square-wave component due to the ESL . estimated as:

 $\Delta V_{\rm OUT(SQ)} \approx V_{\rm IN} \times \frac{\rm ESL_{\rm COUT}}{\rm I}$ L1

A good practice to mini tize this . . . is to use multiple output capacitors to at ieve the lesired  $C_{OUT}$  value. For example, to obtain the Tr. 70 pr., a single 22 µF 0805 would produce twice 1. square wave ripple as two  $\times 10 \ \mu\text{F} \ 0305$ .

To minimize E y to use capacitors with the lowest ratio of length to width. 0805 s have lower ESL than 1206 s. If low output ripple is a chief concern, some vendors produce 0508 capacitors with u'tra-low ESL. Placing additional small-value capacitors near the load also reduces the high-frequency ripple components.

#### Input Capacitor

The ceramic input capacitors should be placed as close as possible between the VIN and PGND pins to minimize the parasitic inductance. If a long wire is used to bring power to the IC, additional "bulk" capacitance (electrolytic or tantalum) should be placed between CIN and the power source lead to reduce under-damped ringing that can occur between the inductance of the power source leads and CIN.

The effective CIN capacitance value decreases as VIN increases due to DC bias effects. This has no significant impact on regulator performance.

#### Thermal Considerations

Heat is removed from the IC through the solder bumps to the PCB copper. The junction-to-ambient thermal resistance ( $\theta_{JA}$ ) is largely a function of the PCB layout (size, copper weight, and trace width) and the temperature rise from junction to ambient ( $\Delta T$ ).

For the FAN53528,  $\theta_{JA}$  is 42°C/W when mounted on its four-layer with vias evaluation board in still air with 2 oz. outer layer copper weight and 1 oz. inner layer.

For long-term reliable operation, the junction temperature (T<sub>J</sub>) should be maintained below 125°C.

To calculate maximum operating temperature (<125°C) for a specific application:

- 1. Use efficiency graphs to determine efficiency for the desired VIN, VOUT, and load conditions.
- 2. Calculate total power dissipation using:

$$P_{T} = V_{OUT} \times I_{LOAD} \times \begin{pmatrix} \frac{1}{\eta} & 1 \end{pmatrix}$$
(eq. 8)  
3. Estimate due r c. a losses using:

Det min IC losses by removing inductor losses ep 5, from total dissipation:

 $\Delta T$ 

Determine divice operating temperature:

(eq. 11)

note that the R<sub>DS(ON)</sub> of the power MOSFETs increases inearly with temperature at about 1.4%/°C. This causes the efficiency  $(\eta)$  to degrade with increasing die temperature.


#### Layout Recommendations


<sup>2</sup> × ∟ `R

 $P_L = I_{LOA}$ 

(eq. 7)

- 1. The input capacitor (CIN) should be connected as close as possible to the VIN and GND pins. Connect to VIN and GND using only top metal. Do not route through vias.
- 2. Place the inductor (L) as close as possible to the IC. Use short wide traces for the main current paths.
- 3. The output capacitor (C<sub>OUT</sub>) should be placed as close as possible to the IC. Connection to GND should be on top metal. Feedback signal connection to VOUT should be routed away from noisy components and traces (e.g. SW line). For remote sensing application, place one or all output capacitors near the load and if there are also output capacitors placed near the inductor, the maximum trace resistance between the inductor and the load should not exceed 30 m $\Omega$ .





| D                        | E                        | х        | Y         |
|--------------------------|--------------------------|----------|-----------|
| $2.015\pm0.03~\text{mm}$ | $1.310\pm0.03~\text{mm}$ | 0.255 mm | 0.2075 mm |

onsemi is licensed by Philips Corporation to carry the I<sup>2</sup>C Bus Protocol.

ARM is a registered trademark of ARM Limited (or its subsidiaries) in the EU and/or elsewhere.

Tegra is a trademark of NVIDIA Corporation.

OMAP is a trademark and brand of Texas Instruments Incorporated.

NovaThor is a trademark of ST-Ericsson.


ARMADA is a trademark of Emergency Technology, Inc.

Krait is a trademark of Qualcomm Incorporated.



WLCSP15 2.015x1.31x0.586 CASE 567QS ISSUE O

DATE 31 OCT 2016



| DOCUMENT NUMBER:                                                                                                                                                         | 98AON13347G Electronic versions are uncontrolled except when accessed directly from the Document Report<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |  |             |  |  |  |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|-------------|--|--|--|
| DESCRIPTION:                                                                                                                                                             | WLCSP15 2.015x1.31x0.586                                                                                                                                                                   |  | PAGE 1 OF 1 |  |  |  |
| onsemi and ONSEM) are trademarks of Semiconductor Components Industries. LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves |                                                                                                                                                                                            |  |             |  |  |  |

the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>