Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.
FAN4147
Ground Fault Interrupter

Features
- For GFCI and RCD Applications
- Precision Sense Amplifier and Bandgap Reference
- Built-in AC Rectifier
- Built-in Noise Filter
- Low-Voltage SCR Disable
- Direct DC Coupled to Sense Coil
- SCR Gate Driver
- Adjustable Sensitivity
- 400μA Quiescent Current
- Minimum External Components
- Meets UL 943 Requirements
- Ideal for 120V or 220V Systems
- Space Saving SuperSOT™ 6-Pin Package

Applications
- GFCI Output Receptacles
- GFCI Circuit Breakers
- Portable GFCI Cords

Description
The FAN4147 is a low-power Ground Fault Interrupter (GFI) controller for detecting hazardous current paths to ground and ground-to-neutral faults. The FAN4147 application circuit opens the load contacts before a harmful shock occurs.

Internally, the FAN4147 contains a diode rectifier, precision bandgap 12V shunt regulator, precision low-V_{OS} offset-sense amplifier, time delay noise filter, window-detection comparators, and an SCR driver. With a minimum number of external components, the FAN4147 detects and protects against a hot-wire-to-ground fault and a neutral-line-to-neutral-load short. The minimal components and the small SuperSOT™ package allow for a small-form-factor, low-cost solution.

The FAN4147 circuitry has a built-in rectifier and shunt regulator that operates with a low quiescent current. This allows for a high-value, low-wattage-series supply resistor. The internal temperature-compensated shunt regulator, sense amplifier, and bias circuitry provide for precision ground-fault detection. The low-V_{OS} offset-sense amplifier allows direct coupling of the sense coil to the amplifier's feedback signal. This eliminates the large 50/60Hz AC-coupling capacitor. The internal delay filter rejects high-frequency noise spikes common with inductive loads. This decreases false nuisance tripping. The internal SCR driver is temperature compensated and designed to satisfy the current requirements for a wide selection of external SCRs.

The minimum number of external components and the 6-pin SuperSOT™ package enable a low-cost, compact design and layout.

Ordering Information

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Operating Temperature Range</th>
<th>Package</th>
<th>Packing Method</th>
</tr>
</thead>
<tbody>
<tr>
<td>FAN4147SX</td>
<td>-35°C to +85°C</td>
<td>6-Lead SUPERSOT6, JEDEC M0-193, 1.6mm</td>
<td>Tape and Reel</td>
</tr>
</tbody>
</table>
**Block Diagram**

![Block Diagram](image)

**Figure 1. Block Diagram**

**Typical Application**

![Typical Application](image)

**Figure 2. Typical Application**

**Typical Values**

- R1: 91KΩ
d- RSET: 511KΩ
d- RTEST: 15KΩ
d- RIN: 470Ω
d- C1: 22nF
d- C2: 10nF
d- C3: 1nF
d- C4: 10nF

**Notes:**

1. Contact Fairchild for best application practices for nuisance tripping rejection.
2. Exact values depend on sense coil characteristics and application.
Pin Configuration

Figure 3. Pin Configuration

Pin Definitions

<table>
<thead>
<tr>
<th>Pin #</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>SCR</td>
<td>Gate drive for external SCR</td>
</tr>
<tr>
<td>2</td>
<td>Neutral</td>
<td>Supply input for FAN4147 circuitry</td>
</tr>
<tr>
<td>3</td>
<td>Line</td>
<td>Supply input for FAN4147 circuitry</td>
</tr>
<tr>
<td>4</td>
<td>VREF</td>
<td>Non-inverting input for current-sense amplifier</td>
</tr>
<tr>
<td>5</td>
<td>VFB</td>
<td>Inverting input for current-sense amplifier</td>
</tr>
<tr>
<td>6</td>
<td>AmpOut</td>
<td>An external resistor connected to the VFB pin sets the I_fault sensitivity threshold</td>
</tr>
</tbody>
</table>
**Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>I_{CC}</td>
<td>Continuous Supply Current, Line to Neutral</td>
<td>15</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>V_{CC}</td>
<td>Continuous Supply Voltage, Line to Neutral</td>
<td>-1.2</td>
<td>16</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Continuous Voltage to Neutral, All Other Pins</td>
<td>-0.8</td>
<td>15</td>
<td>V</td>
</tr>
<tr>
<td>T_{STG}</td>
<td>Storage Temperature Range</td>
<td>-65</td>
<td>+150</td>
<td>°C</td>
</tr>
<tr>
<td>ESD</td>
<td>Electrostatic Discharge Protection Level</td>
<td>Human Body Model, JESD22-A114</td>
<td>2.5</td>
<td>kV</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Charged Device Model, JESD22-C101</td>
<td>1.0</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Machine Model, JESD22-A115</td>
<td>0.2</td>
<td></td>
</tr>
</tbody>
</table>

**Recommended Operating Conditions**

The Recommended Operating Conditions define conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings. *(Unless otherwise specified, refer to figure 2.)*

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>DC Electrical Parameters <em>(T_{A}=25°C, I_{shunt}=1mA)</em></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_{REG}</td>
<td>Power Supply Shunt Regulator Voltage</td>
<td>Line to Neutral</td>
<td>12.2</td>
<td>12.7</td>
<td>13.2</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Line to Neutral I_{shunt}=-2mA</td>
<td>-0.9</td>
<td>-0.7</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>I_{Q}</td>
<td>Quiescent Current</td>
<td>Line to Neutral=10V</td>
<td>350</td>
<td>400</td>
<td>450</td>
<td>µA</td>
</tr>
<tr>
<td>V_{REF}</td>
<td>Reference Voltage</td>
<td>VREF to Neutral</td>
<td>5.8</td>
<td>6.0</td>
<td>6.2</td>
<td>V</td>
</tr>
<tr>
<td>V_{TH}</td>
<td>Trip Threshold</td>
<td>AmpOut to VREF</td>
<td>3.4</td>
<td>3.5</td>
<td>3.6</td>
<td>V</td>
</tr>
<tr>
<td>V_{OS}</td>
<td>Amplifier Offset</td>
<td>Gain=1000</td>
<td>-450</td>
<td>0</td>
<td>450</td>
<td>µV</td>
</tr>
<tr>
<td>I_{OS}</td>
<td>Amplifier Input Offset*(3)</td>
<td>Design Value</td>
<td>-50</td>
<td>0</td>
<td>50</td>
<td>nA</td>
</tr>
<tr>
<td>G</td>
<td>Amplifier DC Gain*(3)</td>
<td>Design Value</td>
<td>100</td>
<td></td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>f_{GBW}</td>
<td>Amplifier Gain Bandwidth*(3)</td>
<td>Design Value</td>
<td>1.5</td>
<td></td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>V_{SW+}</td>
<td>Amplifier Positive Voltage Swing</td>
<td>AmpOut to VREF, I_{FAULT}=10µA</td>
<td>4.0</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>V_{SW-}</td>
<td>Amplifier Negative Voltage Swing</td>
<td>VREF to AmpOut, I_{FAULT}=-10µA</td>
<td>4.0</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>I_{SINK}</td>
<td>Amplifier Current Sink</td>
<td>AmpOut=V_{REF}+3V, V_{FB}=V_{REF}+100mV</td>
<td>400</td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>I_{SRL}</td>
<td>Amplifier Current Source</td>
<td>AmpOut=V_{REF}−3V, V_{FB}=V_{REF}−100mV</td>
<td>400</td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>t_{d}</td>
<td>Delay Filter</td>
<td>Delay from C_{1} trip to SCR L-&gt;H</td>
<td>0.7</td>
<td>1.0</td>
<td>1.3</td>
<td>ms</td>
</tr>
<tr>
<td>R_{OUT}</td>
<td>SCR Output Resistance</td>
<td>SCR to Neutral=250mV, AmpOut=V_{REF}</td>
<td>0.5</td>
<td>1.0</td>
<td></td>
<td>KΩ</td>
</tr>
<tr>
<td>V_{OUT}</td>
<td>SCR Output Voltage</td>
<td>SCR to Neutral AmpOut=V_{REF}</td>
<td>1</td>
<td>10</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SCR to Neutral AmpOut=V_{REF}+4V</td>
<td>2.5</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>I_{OUT}</td>
<td>SCR Output Current</td>
<td>SCR to Neutral=1V, AmpOut=V_{REF}+4V</td>
<td>350</td>
<td>500</td>
<td></td>
<td>µA</td>
</tr>
</tbody>
</table>

**Note:**

3. Guaranteed by design; not tested in production.
Functional Description

(Refer to Figure 1 and Figure 2.)

The FAN4147 is a GFCI controller for AC ground-fault circuit interrupters. The internal rectifier circuit is supplied from the AC line during the positive half cycle of the AC line voltage. The internal 12V shunt regulator uses a precision temperature-compensated bandgap reference. The combination of precision reference circuitry and precision sense amplifier provides for an accurate ground-fault tolerance. This allows for selection of external components with wider, lower-cost, parameter variations. Due to the low quiescent current, a high-value external series resistor (R1) can be used, which reduces the maximum power wattage required. The 12V shunt regulator generates the reference voltage for the sense amplifier’s (A1) non-inverting input (AC ground reference) and supplies the bias for the delay timer (T1), comparators (C1 & C2), and SCR driver.

The secondary winding of the sense transformer is connected to pin 4 (VREF) and to a resistor (RSET) directly DC connected to the inverting input of the sense amplifier at pin 5 (VFB). The feedback resistor (RSET) converts the sense transformer’s secondary current to a voltage at pin 6 (AmpOut). This voltage is compared to the internal window comparator (C1 & C2) and, when the AmpOut voltage exceeds the +/-VTH threshold voltage, the window comparator triggers the internal delay timer.

The output of the window comparator must stay HIGH for the duration of the t1 timer. If the window comparator’s output goes LOW, the internal delay timer starts a reset cycle. If the window comparator’s output is still HIGH at the end of the t1 pulse, the SCR driver enables the current source I1 and disables Q1. The current source I1 then enables the external SCR, which energizes the solenoid, opens the contact switches to the load, and removes the hazardous ground fault. The window comparator allows for detection of a positive or negative IFAULT signal independent from the phase of the line voltage.

The sense transformer typically has a toroidal core made of laminated steel rings or solid ferrite material. The secondary of the transformer is typically 800 to 1500 turns of #40 wire wound through the toroid. The primary is typically one to two turns made by passing the AC hot and neutral wires through the center of the toroid. When a ground fault exists, a difference exists between the current flowing in hot and neutral wires. The primary difference current, divided by the primary-to-secondary turns ratio, is the current that flows through the secondary wire of the transformer.

A grounded neutral condition occurs when the neutral line is grounded at the neutral-load side.

Depending on the resistance of the grounded neutral connection, this condition causes the sense coil to detect a lower ground fault current. The detection of a ground-to-load-neutral fault relies on the principle of positive feedback. When this occurs, the sense and neutral coils are mutually coupled, which produces a positive feedback path around the sense amplifier. This positive feedback causes the sense amplifier to oscillate. When the peak oscillation voltage exceeds the SCR trigger threshold, the internal delay timer is enabled. Since the amplifier’s output signal is crossing the window comparator’s trip threshold typically at 6KHz, the delay timer alternates between detection of a fault/no fault. The ratio of the fault/no-fault detection time interval determines if the SCR driver is enabled.

The sensitivity of the grounded neutral detection is changed by the neutral coil turns and C2, C3 values.

RSET Resistor Calculation

The AmpOut signal must exceed the window comparator’s VTH threshold voltage for longer than the delay timer. Therefore:

\[ V_{TH} = I_{FAULT} \times 1.41 \times R_{SET} \times \cos(2\pi \times (t/2P)) / N \]  

\[ R_{SET} = (V_{TH} \times N) / (1.41 \times I_{FAULT} \times \cos(\pi \times t/P)) \]

where:

- \( V_{TH} \) = 3.5V;
- \( I_{FAULT} \) = 5mA (UL943);
- \( t \) = 1ms (timer delay);
- \( P \) = Period of the AC Line (1/60Hz);
- \( N \) = Ratio of secondary to primary turns (1000:1);
- \( R_{SET} \) = 505\( \Omega \) (511\( \Omega \) standard 1% value).

Note:

1. In practice, the transformer is non-ideal, so RSET may need to be adjusted up to 30% to obtain the desired \( I_{FAULT} \) trip threshold.

VOs Trip Threshold Error Calculation

Since the sense coil is DC connected to the feedback of the sense amplifier, the VOS offset introduces an \( I_{FAULT} \) threshold error. This error can be calculated as:

\[ \%Error = 100 \times (V_{OS} \times R_{SET}) / (R_{IN} + RL_{DC} + RL_{AC}) / V_{TH} \]

where:

- \( V_{OS} \) = +/-450\( \mu \)V (worse case);
- \( V_{OS} \) = +/-150\( \mu \)V (typical);
- \( R_{SET} \) = 511\( \Omega \);
- \( R_{IN} \) = 470\( \Omega \) (typical value);
- \( RL_{DC} \) = 75\( \Omega \) (sense coil secondary DC resistance);
- \( RL_{AC} \) = 1.5\( K\Omega \) (AC impedance of sense coil)
- \( V_{TH} \) = 3.5V;
- \%Error = +/- 3.2% (worst case); +/- 1.1% (typical).
Typical Performance Characteristics

Unless otherwise specified, results are $T_A=25^\circ C$ and according to Figure 2 with solenoid disconnected.

**Figure 4. Typical Waveforms with No Ground Fault**

- Line (pin 3) is clamped to 12.7V during the positive $V_{AC}$ half cycle

**Figure 5. Typical Waveforms with 4mA Ground Fault**

- Detection of $I_{Fault}$ signal
  \[ I_{Fault} = (V_{Ampout} - V_{REF}) \cdot N/R_{SET} \]

Ch1: Line (Pin 3) 10V/Div
Ch2: AmpOut (Pin 6) 10V/Div
Ch3: VREF (Pin 4) 10V/Div
Ch4: $V_{AC}$ Input 200V/Div

Ch1: Line (Pin 3) 10V/Div
Ch2: AmpOut (Pin 6) 5V/Div
Ch3: SCR (Pin 1) 1V/Div
Ch4: $I_{Fault}$ 10mA/Div
Typical Performance Characteristics

Unless otherwise specified, results are $T_A=25^\circ\text{C}$ and according to Figure 2 with solenoid disconnected.

**Figure 6.** Typical Waveforms with 5mA Ground Fault

- **Ch1**: Line (Pin 3) 10V/Div
- **Ch2**: AmpOut (Pin 6) 5V/Div
- **Ch3**: SCR (Pin 1) 1V/Div
- **Ch4**: $I_{\text{Fault}}$ 10mA/Div

**Figure 7.** Typical Waveforms with 5mA Ground Fault (Line Polarity Reversal)

- **Ch1**: Line (Pin 3) 10V/Div
- **Ch2**: AmpOut (Pin 6) 5V/Div
- **Ch3**: SCR (Pin 1) 1V/Div
- **Ch4**: $I_{\text{Fault}}$ 10mA/Div
Typical Performance Characteristics

Unless otherwise specified, results are $T_A=25^\circ\text{C}$ and according to Figure 2 with solenoid disconnected.

**Figure 8. Typical Waveforms for Grounded Neutral Detection**

**Figure 9. Typical Waveform for Grounded Neutral Detection**

Ch1: Line (Pin 3) 10V/Div
Ch2: AmpOut (Pin 6) 5V/Div
Ch3: SCR (Pin 1) 1V/Div

Sense amplifier oscillates with 2Ω grounded neutral fault

~6.9KHz Sense Amplifier Oscillation

$\Delta$: 40.0mV
$\oplus$: 11.8 V
$\Delta$: 6.91kHz
$\oplus$: 51.6 Hz
NOTES: UNLESS OTHERWISE SPECIFIED
A) THIS PACKAGE CONFORMS TO JEDEC MO-193.
VAR. AA, ISSUE E.
B) ALL DIMENSIONS ARE IN MILLIMETERS.
PACKAGE LENGTH DOES NOT INCLUDE MOLD
FLASH, PROTRUSIONS OR GATE BURRS. MOLD
FLASH, PROTRUSIONS OR GATE BURRS SHALL
NOT EXCEED 0.25mm PER END. PACKAGE WIDTH
DOES NOT INCLUDE INTERLEAD FLASH OR
PROTRUSION. INTERLEAD FLASH OR
PROTRUSION SHALL NOT EXCEED 0.25mm PER
SIDE. PACKAGE LENGTH AND WIDTH DIMENSIONS
ARE DETERMINED AT DATUM H.
D) DRAWING FILE NAME: MKT-MA06AREVF

NOTES: UNLESS OTHERWISE SPECIFIED
A) THIS PACKAGE CONFORMS TO JEDEC MO-193.
VAR. AA, ISSUE E.
B) ALL DIMENSIONS ARE IN MILLIMETERS.
PACKAGE LENGTH DOES NOT INCLUDE MOLD
FLASH, PROTRUSIONS OR GATE BURRS. MOLD
FLASH, PROTRUSIONS OR GATE BURRS SHALL
NOT EXCEED 0.25mm PER END. PACKAGE WIDTH
DOES NOT INCLUDE INTERLEAD FLASH OR
PROTRUSION. INTERLEAD FLASH OR
PROTRUSION SHALL NOT EXCEED 0.25mm PER
SIDE. PACKAGE LENGTH AND WIDTH DIMENSIONS
ARE DETERMINED AT DATUM H.
D) DRAWING FILE NAME: MKT-MA06AREVF

ON Semiconductor