Onsemi

5.5 V ESD Protection Diode

Micro-Packaged Diodes for ESD Protection

ESDM3551

The ESDM3551 is designed to protect voltage sensitive components that require low capacitance from ESD and transient voltage events. Excellent clamping capability, low capacitance, low leakage, and fast response time, make these parts ideal for ESD protection on designs where board space is at a premium.

Features

- Low Clamping Voltage
- Small Body Outline Dimensions: - 0201: 0.62 mm x 0.32 mm - 0402: 1.00 mm x 0.60 mm
- Low Body Height: 0.3 mm
- Stand-off Voltage: 5.5 V
- IEC61000-4-2 Level 4 ESD Protection
- rAP Capable
 These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant
 Typical Applications
 USB ID 1

- USB ID Line Protection
- µSD Card Protection
- Audio Line Protection
- GPIO

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
$\begin{array}{c} \text{IEC } 61000-4-2 \text{ Contact} \\ \text{IEC } 61000-4-2 \text{ Air} \\ \text{ISO } 10605 \text{ 150 } \text{pF/2 } \text{k}\Omega \\ \text{ISO } 10605 \text{ 330 } \text{pF/2 } \text{k}\Omega \\ \text{ISO } 10605 \text{ 330 } \text{pF/330 }\Omega \end{array}$	ESD	±30 ±30 ±30 ±30 ±30	kV
Total Power Dissipation on FR–5 Board (Note 1) @ $T_A = 25^{\circ}C$	P _D	250	mW
Thermal Resistance, Junction-to-Ambient	R _{0JA}	400	°C/W
Junction and Storage Temperature Range	T _J , T _{stg}	–55 to +150	°C
Lead Solder Temperature – Maximum (10 Second Duration)	ΤL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. $FR-5 = 1.0 \times 0.75 \times 0.62$ in.

X3DFN2 (0201) CASE 152AF X2DFN2 (0402)

MARKING DIAGRAMS

CASE 714AB



ORDERING INFORMATION

Device	Package	Shipping [†]
ESDM3551MXT5G	X3DFN2 (Pb-Free)	10000 / Tape & Reel
ESDM3551N2T5G	X2DFN2 (Pb–Free)	8000 / Tape & Reel
SZESDM3551N2T5G	X2DFN2 (Pb-Free)	8000 / Tape & Reel
SZESDM3551MXT5G	X3DFN2 (Pb-Free)	10000 / Tape & Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

See Application Note <u>AND8308/D</u> for further description of survivability specs.

ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise noted)

	,
Symbol	Parameter
I _{PP}	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ I _{PP}
V _{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V _{BR}	Breakdown Voltage @ I _T
Ι _Τ	Test Current




*See Application Note AND8308/D for detailed explanations of datasheet parameters.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Reverse Working Voltage	V _{RWM}				5.5	V
Breakdown Voltage (Note 2)	V_{BR}	I _T = 1 mA	5.6		7.0	V
Reverse Leakage Current	Ι _R	V _{RWM} = 5.5 V		NOV	0.1	μA
Clamping Voltage (Note 3)	V _C	Ipp = 1 A		11	6.0	V
Clamping Voltage (Note 3)	V _C	Ipp = 8 A	24		8.2	V
Peak Pulse Current (Note 3)	I _{PP}	t _P = 8/20 μs	9.9	1		А
Clamping Voltage TLP (Note 4)	V _C	$I_{PP} = 16 A$ $\begin{cases} IEC 61000-4-2 \text{ Level 4 equivalent} \\ (\pm 8 \text{ kV Contact, } \pm 15 \text{ kV Air}) \end{cases}$	nsei A	7.5		V
Junction Capacitance	CJ	V _R = 0 V, f = 1 MHz	RIVI		21	pF
Dynamic Resistance	R _{DYN}	TLP Pulse)`	0.11		Ω
Insertion Loss		f = 10 MHz		0.01		dB

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Breakdown voltage is tested from pulse at T_A = 25°C, per IEC61000-4-5 waveform.
 ANSI/ESD STM5.5.1 - Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model. TLP conditions: Z₀ = 50 Ω, t_p = 100 ns, t_r = 4 ns, averaging window; t₁ = 30 ns to t₂ = 60 ns.




Positive 8 kV Contact per IEC61000-4-2

Negative 8 kV Contact per IEC61000-4-2

ESDM3551

TYPICAL CHARACTERISTICS (continued)



ESDM3551

TYPICAL CHARACTERISTICS (continued)



IEC 61000-4-2 Spec.

Level	Test Volt- age (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8






Figure 11. IEC61000-4-2 Spec



ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger systems such as cell phones or laptop computers it is not

clearly defined in the spec how to specify a clamping voltage at the device level. **onsemi** has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how **onsemi** creates these screenshots and how to interpret them please refer to <u>AND8307/D</u>.



Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I–V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 14. TLP I–V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 15 where an 8 kV IEC 61000–4–2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I–V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels.







Figure 14. Simplified Schematic of a Typical TLP System







MARKING DIAGRAM*



M = Date Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.


DOCUMENT NUMBER:	98AON56472E Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	X3DFN2 0.62x0.32x0.24, 0.35P		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.



- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION MILLIMETERS

r	1			
	MILLIMETERS			
DIM	MIN,	NDM.	MAX.	
А	0.25	0.29	0.33	
A1	0.00		0.05	
A2	0.14	0.24	0.34	
b	0.22	0.25	0.28	
b2	0.150 REF			
D	0.58	0.62	0.66	
E	0.28	0.32	0.36	
e	0.355 BSC			
L2	0.17	0.20	0.23	
L3	0.050 REF			



* For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.



MILLIMETERS

NOM.

0.37

0.03

0.25

1.00

0.60

0.65 BSC

0.50

1.20

MANUAL, SOLDERRM/D.

MIN.

0.34

0.20

0.95

0.55

0.45

DATE 21 FEB 2024

MAX.

0.40

0.050

0.30

1.05

0.65

0.55

2X

0.60

X2DFN2 1.00x0.60x0.37, 0.65P CASE 714AB **ISSUE C** NOTES: Α В DIMENSIONING AND TOLERANCING CONFORM TO PIN 1 1. REFERENCE ASME Y14.5-2018. 2. ALL DIMENSION ARE IN MILLIMETERS. EXPOSED COPPER ALLOWED AS SHOW. 3. DIM TOP VIEW А NOTE 3 A1 b 0.10 C D А Ε \square 0.10 C Δ1 е С SEATING L PLANE SIDE VIEW е 2X 0.47 |e/2 1 **RECOMMENDED MOUNTING FOOTPRINT*** * FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE 2X b \oplus 0.05 \otimes C A B BOTTOM VIEW GENERIC **MARKING DIAGRAM***

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DOCUMENT NUMBER:** 98AON98172F X2DFN2 1.00x0.60x0.37, 0.65P **DESCRIPTION:** PAGE 1 OF 1

onsemi and ONSEM) are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

Б XX M

Μ

XX = Specific Device Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " .", may or may not be present. Some products may not follow the Generic Marking.

= Date Code

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>