Synchronous Buck Converter, Programmable Multiphase, with I²C Interface

The ADP4000 is an integrated power control IC with an I^2C interface. The ADP4000 can be programmed for 1-, 2-, 3-, 4-, 5- or 6phase operation, allowing for the construction of up to <u>six</u> complementary buck switching stages. The ADP4000 supports PSI, which is a power state indicator and can be used to reduce number of operating phases at light loads. The ADP4000 includes an I^2C interface, which can be used to program system set points such as voltage offset, load line, phase balance and output voltage. Key system performance data such as CPU current, CPU voltage, and power and fault conditions can also be read back over the I^2C interface from the ADP4000.

Features

- I²C Interface
- Supports Both VR11 and VR11.1 Specifications
- Digitally Programmable 0.375 V to 1.6 V Output
- Additional 200 mV Offset Programmable (Max 1.8 V Output)
- Selectable 1-, 2-, 3-, 4-, 5-, or 6-Phase Operation
- Fast-Enhanced PWM FlexMode[™]
- TRDET to Improve Load Release
- Active Current Balancing Between All Output Phases
- Supports On-The-Fly (OTF) VID Code Changes
- Supports **PSI** Power Saving Mode
- This is a Pb–Free Device

Typical Applications


- Servers
- Desktop PC's
- POLs (Memory)




ON Semiconductor®

http://onsemi.com







ORDERING INFORMATION

Device*	Package	Shipping [†]
ADP4000JCPZ-REEL	LFCSP48	2500/Tape & Reel
ADP4000JCPZ-RL7	LFCSP48	750/Tape & Reel

*The "Z' suffix indicates Pb-Free package.

⁺For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 1. Block Diagram




Figure 2. Application Schematic

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage Range (Note 1)	V _{IN}	–0.3 to 6	V
FBRTN	V _{FBRTN}	-0.3 to + 0.3	V
PWM2 to PWM6, Rampadj		–0.3 to V _{IN} + 0.3	V
SW1 to SW6		-5 to +25	V
SW1 to SW6 (<200 ns)		-10 to +25	V
All other Inputs and Outputs		–0.3 to V _{IN} + 0.3	V
Storage Temperature Range	TSTG	–65 to 150	°C
Operating Ambient Temperature Range		0 to 85	°C
ESD Capability, Human Body Model (Note 2)	ESD _{HBM}	2	kV
ESD Capability, Machine Model (Note 2)	ESD _{MM}	100	V
Moisture Sensitivity Level	MSL	3	-
Lead Temperature Soldering Reflow (SMD Styles Only), Pb–Free Versions (Note 3)	T _{SLD}	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Refer to Electrical Characteristics and Application Information for Safe Operating Area.

2. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per ÁEC–Q100–002 (EIA/JESĎ22–A114) ESD Machine Model tested per ÁEC–Q100–003 (EIA/JESD22–A115) Latchup Current Maximum Rating: ≤150 mA per JEDEC standard: JESD78

3. For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Characteristics, LFCSP, 7 mm * 7 mm (Note 1) Thermal Resistance, Junction-to-Air (Note 4) Thermal Resistance, Junction-to-Lead 2 (Note 4)	$R_{ heta JA}$ $R_{\Psi JL}$	24 10	°C/W

4. Values based on copper area of 645 mm² (or 1 in²) of 1 oz copper thickness and FR4 PCB substrate.

OPERATING RANGES (Note 1)

Characteristic	Symbol	Min	Max	Unit
Output Voltage (Adjustable Version Only) (Note 5)	V _{OUT}	0.375	1.8	V
Ambient Temperature	T _A	0	85	°C

5. Maximum limit for $V_{OUT} = V_{OUT(NOM)} - 10\%$.

PIN ASSIGNMENT

Pin No.	Pin Name	Description				
1	ALERT	ALERT Output. Open drain output that asserts low when the VR exceeds a programmable limit.				
2	FAULT	FAULT Output. Open drain output that asserts low when a fault has occurred. This fault can be due to VR or current limit, crowbar, or undervoltage. The trip points are loaded into registers.				
3	SDA	Digital Input Output. I ² C serial data bidirectional pin. Requires pullup.				
4	SCL	Digital Input. I ² C serial bus clock open drain input. Requires pullup.				
5	EN	Power Supply Enable Input. Pulling this pin to GND disables the PWM outputs and pulls the PWRGD output low.				
6	GND	und. All internal biasing and the logic output signals of the device are referenced to this ground.				
7	ADD/ VSENSE2	I ² C Address Input. Connect a resistor to ground to select one of 8 addresses. This input is reconfigured after startup as an analog voltage monitor, VSENSE2.				
8	VSENSE1	Analog Input. Measures an input voltage between 0 and 2.0 V and reports this back over the I ² C interface.				
9	IMON	Total Current Output Pin.				
10	TTSENSE	VR Temperature Sense Input. An NTC thermistor between this pin and GND is used to remotely sense the temperature at the desired thermal monitoring point.				
11	VRHOT	VR HOT Output. Open drain output that signals when the temperature at the monitoring point connected to TTSENSE exceeds the VRHOT temperature threshold.				
12	IREF	Current Reference Input. An external resistor from this pin to ground sets the reference current for IFB, IILIMFS, and ITH(X).				
13	RT	Frequency Setting Resistor Input. An external resistor connected between this pin and GND sets the oscillator frequency of the device.				
14	RAMPADJ	PWM Ramp Current Input. An external resistor from the converter input voltage to this pin sets the internal PWM ramp.				
15	TRDET	Transient Detect. This output is asserted low whenever a load release is detected				
16	FBRTN	Feedback Return. VID DAC and error amplifier reference for remote sensing of the output voltage.				
17	COMP	Error Amplifier Output and Compensation Point.				
18	FB	Feedback Input. Error amplifier input for remote sensing of the output voltage. An external resistor between this pin and the output voltage sets the no load offset point.				
19	CSREF	Current Sense Reference Voltage Input. The voltage on this pin is used as the reference for the current sense amplifier and the Power–Good and crowbar functions. This pin should be connected to the common point of the output inductors.				
20	CSSUM	Current Sense Summing Node. External resistors from each switch node to this pin sum the average inductor currents together to measure the total output current.				
21	CSCOMP	Current Sense Compensation Point. A resistor and capacitor from this pin to CSSUM determines the gain of the current sense amplifier and the positioning loop response time.				
22	ILIMFS	Current Sense and Limit Scaling Pin. An external resistor from this pin to CSCOMP sets the internal current sensing signal for current limit and IMON. This value can be over-written using I ² C interface.				
23	ODN	Output Disable Logic Output for \overline{PSI} operation. This pin is actively pulled low when \overline{PSI} is low, otherwise it functions in the same way as $\overline{DD1}$.				
24	OD1	Output Disable Logic Output. This pin is actively pulled low when the EN input is low or when V_{CC} is below its UVLO threshold to signal to the Driver IC that the driver high-side and low-side outputs should go low.				
25 to 30	SW6 to SW1	Current Balance Inputs. Inputs for measuring the current level in each phase. The SW pins of unused phases should be left open.				
31 to 36	PWM6 to PWM1	Logic–Level PWM Outputs. Each output is connected to the input of an external MOSFET driver such as the ADP3121. Connecting PWM6 to V_{CC} disables PWM6, connecting PWM5 to V_{CC} disables PWM5 and PWM6, etc. This means the ADP4000 can be setup to operate as a 1–2–, 3–, 4–, 5–, or 6–phase controller.				
37	VCC	Supply Voltage for the Device. A 340 Ω resistor should be placed between the 12 V system supply and the V _{CC} pin. The internal shunt regulator maintains V _{CC} = 5.0 V.				
38 to 45	VID7 to VID0	Voltage Identification DAC Inputs. These eight pins are pulled down to GND, providing a logic zero if left open. When in normal operation mode, the DAC output programs the FB regulation voltage from 0.375 V to 1.6 V.				
46	PSI	Power State Indicator. Pulling this pin low places the controller in lower power state operation.				
47	PWRGD	Power–Good Output. Open–drain output that signals when the output voltage is outside of the proper operating range.				
48	VCC3	3.3 V Power Supply Output. A capacitor from this pin to ground provided decoupling for the interval 3.3 V LDO.				

ELECTRICAL CHARACTERISTICS

 V_{IN} = (5.0 V) FBRTN – GND, for typical values T_A = 25°C, for min/max values T_A = 0°C to 85°C; unless otherwise noted. (Notes 1 and 2)

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
Reference Current		•				-
Reference Bias Voltage		VIREF	1.75	1.8	1.85	V
Reference Bias Current	R _{IREF} = 121 kΩ	I _{IREF}		15		μA
Error Amplifier		•				
Output Voltage Range		V _{COMP}	0		4.4	V
Accuracy	Relative to nominal DAC output, referenced	V _{FB}	-7		+7	mV
	to FBRTN (see Figure 2) In startup	V _{FB(BOOT)}	1.093	1.1	1.107	v
Load Line Positioning Accuracy	· · · · · · · · · · · · · · · · · · ·	10(0001)	-77	-80	-83	mV
Load Line Range			-350		0	mV
Load Line Attenuation			0		100	%
Differential Non-linearity			-1.0		+1.0	LSB
Input Bias Current		I _{FB}	14.2	16	17.7	μA
Offset Accuracy	VR Offset Register = 111111, VID = 1.0 V			-193.75		mV
,	VR Offset Register = 011111, VID = 1.0 V			193.75		
FBRTN Current		I _{FBRTN}		100	200	μA
Output Current	FB forced to V _{OUT} -3%	I _{COMP}		500		μA
Gain Bandwidth Product	COMP = FB	GBW _(ERR)		20		MHz
Slew Rate	COMP = FB			25		V/μs
BOOT Voltage Hold Time	Internal Timer	t _{BOOT}		2.0		ms
VID Inputs		-		-		-
Input Low Voltage	VID(X)	V _{IL(VID)}			0.3	V
Input High Voltage	VID(X)	V _{IH(VID)}	0.8			V
Input Current		I _{IN(VID)}		-5.0		μA
VID Transition Delay Time	VID code change to FB change		200			ns
No CPU Detection Turn-Off Delay Time	VID code change to PWM going low		5.0			μs
Oscillator		-		-		-
Frequency Range		f _{OSC}	0.25		9.0	MHz
Frequency Variation	$\begin{array}{l} T_{A}=25^{\circ}C,\ R_{T}=\ 270\ k\Omega,\ 6-phase\\ T_{A}=25^{\circ}C,\ R_{T}=\ 130\ k\Omega,\ 6-phase\\ T_{A}=25^{\circ}C,\ R_{T}=\ 68\ k\Omega,\ 6-phase \end{array}$	f PHASE	225	245 500 850	265	kHz
Output Voltage	RT = 500 k Ω to GND	V _{RT}	1.93	2.03	2.13	V
RAMPADJ Output Voltage	RAMPADJ – FB, V _{FB} = 1.0 V, IRAMPADJ = –150 μA	V _{RAMPADJ}	-50		+50	mV
RAMPADJ Input Current Range		I _{RAMPADJ}	5.0		60	μΑ
Current Sense Amplifier						
Offset Voltage	CSSUM – CSREF (see Figure 4)	V _{OS(CSA)}	-1.0	0	+1.0	mV
Input Bias Current, CSREF	CSREF = 1.0 V	I _{BIAS(CSREF)}	-20		+20	μA
Input Bias Current, CSSUM	CSREF = 1.0 V	IBIAS(CSSUM)	-10		+10	nA
Gain Bandwidth Product	CSSUM = CSCOMP	GBW _(CSA)		10		MHz
Current Sense Amplifier						
Slew Rate	C _{CSCOMP} = 10 pF			10		V/μs
Input Common-Mode Range	CSSUM and CSREF		0		3.0	V
Output Voltage Range			0.05		3.0	V
Output Current		ICSCOMP		500		μΑ

Refer to Absolute Maximum Ratings and Application Information for Safe Operating Area.
 Guaranteed by design, not production tested.

ELECTRICAL CHARACTERISTICS

 $V_{IN} = (5.0 \text{ V}) \text{ FBRTN} - \text{GND}$, for typical values $T_A = 25^{\circ}\text{C}$, for min/max values $T_A = 0^{\circ}\text{C}$ to 85°C ; unless otherwise noted. (Notes 1 and 2)

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
PSI						
Input Low Voltage					0.3	V
Input High Voltage			0.8			V
Input Current				-5		μΑ
Assertion Timing	Fsw = 300kHz			3.3		μs
Deassertion Timing	Fsw = 300kHz				825	ns
TRDET						
Output Low Voltage	I _{OUT} = -6 mA	V _{OL}		150	300	mV
IMON		-			-	-
Clamp Voltage			1.0		1.15	V
Accuracy	10 x (CSREF – CSCOMP)/R _{ILIM}		-3.0		3.0	%
Output Current					800	μA
Offset			-5.5		5.5	mV
Current Limit Comparator						
I _{LIM} Bias Current	$\begin{array}{l} \mbox{CSREF} - \mbox{CSCOMP})/\mbox{R}_{ILIM}, \\ \mbox{(CSREF} - \mbox{CSCOMP}) = 150 \mbox{ mV}, \mbox{R}_{ILIM} = 7.5 \mbox{ k}\Omega \end{array}$	I _{LIM}		22		μΑ
Current Limit Threshold Current	4/3 x I _{IREF}	I _{CL}		22		μA
Current Balance Amplifier						
Common-Mode Range		V _{SW(X)CM}	-600		+200	mV
Input Resistance	SW(X) = 0 V	R _{SW(X)}	12	18	21	kΩ
Input Current	SW(X) = 0 V	I _{SW(X)}	8.0	12	18	μΑ
Input Current Matching	SW(X) = 0 V	$\Delta I_{SW(X)}$	-6.0		+6.0	%
Phase Balance Adjustment Range Low	Phase Bal Registers = 00000			-25		%
Phase Balance Adjustment Range High	Phase Bal Registers = 11111			+25		%
Delay Timer						
Internal Timer	Delay Time Register = 011			2.0		ms
Timer Range Low	Delay Time Register = 000			0.5		ms
Timer Range High	Delay Time Register = 111			4.0		ms
Soft-Start						
Internal Timer	Soft-Start Slope Register = 010			0.5		V/ms
Timer Range Low	Soft-Start Slope Register = 000			0.1		V/ms
Timer Range High	Soft-Start Slope Register = 111			1.5		V/ms
Enable Input						
Input Low Voltage		V _{IL(EN)}			0.3	V
Input High Voltage		V _{IH(EN)}	0.8			V
Input Current		I _{IN(EN)}		-1.0		μΑ
Delay Time	EN > 0.8 V, Internal Delay	t _{DELAY(EN)}		2.0		ms
ODN and OD1 Outputs						
Output Low Voltage	I _{OD(SINK)} = -400 μA	V _{OL(ODN/1)}		160	500	mV
Output High Voltage	I _{OD(SOURCE)} = 400 μA	V _{OL(ODN/1)}	4.0	5.0		V
ODN / OD1 Pulldown Resistor				60		kΩ

Refer to Absolute Maximum Ratings and Application Information for Safe Operating Area.
 Guaranteed by design, not production tested.

ELECTRICAL CHARACTERISTICS

 $V_{IN} = (5.0 \text{ V}) \text{ FBRTN} - \text{GND}$, for typical values $T_A = 25^{\circ}\text{C}$, for min/max values $T_A = 0^{\circ}\text{C}$ to 85°C ; unless otherwise noted. (Notes 1 and 2)

Power-Good Comparator Undervoltage Afustment Range Low Relative to Nominal DAC Output VPWRGD (L) -600 -600 mV Undervoltage Adjustment Range High PWRGD (L) Register - 101 C -150 C mV Overvoltage Adjustment Range High PWRGD (L) Register - 111 C 100 200 300 400 mV Overvoltage Adjustment Range High PWRGD (L) Register - 10 VPWRGD (L) Register - 10 100 200 300 MV Overvoltage Adjustment Range High PWRGD (L) Register - 10 C 100 200 100 MV Output Low Voltage Immani Dirac Adjustment Range High PWRGD (L) Register - 10 C 100 200 100	Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
Undervoltage Adjustment Range Low PWRGD_LO Register = 111 500 mV Overvoltage Adjustment Range High PWRGD_LO Register = 111 500 mV Overvoltage Adjustment Range Low PWRGD_HI Register = 00 500 mV Overvoltage Adjustment Range Low PWRGD_HI Register = 00 500 mV Overvoltage Adjustment Range Low PWRGD_HI Register = 00 500 mV Output Low Voltage IpvRGD_SINQ = -4 mA Vol.pvRGD 150 300 mV During Soft-Start Internal Timer 20 ms sist ms VID Code Statis Relative to DAC Output, PWRGD_HI = 00 VCROWEMR 200 300 400 mV Crowbar Trip Point Relative to DAC Output, PWRGD_HI = 00 VCROWEMR 200 300 mV Crowbar Statis Relative to DAC Output, PWRGD_HI = 00 VCROWEMR 200 300 mV Crowbar Statis Relative to FBRTN 250 300 300 mV Crowbar Statis Relative to FBRTN 250 300 mV mV	Power–Good Comparator						
Undervoltage Adjustment Range High PWRGD_LO Register = 111 -150 mV Overvoltage Threshold Relative to DAC Output, PWRGD_Hi = 00 VPWRGD(VV) 200 300 400 mV Overvoltage Adjustment Range Low PWRGD_Hi Register = 11 - 150 mV Overvoltage Adjustment Range High PWRGD_Hi Register = 00 300 mV mV Output Low Voltage Inversorts 150 300 mV Power Good Delay Time - 2.0 ms T VID Code Changing - 2.0 ms T 2.00 ms VID Code Static Netarity Forint Relative to DAC Output, PWRGD_Hi = 00 V_CACWBAR 2.0 300 mV Crowbar Adjustment Range PWRGD_Hi Register 150 300 mV Crowbar Adjustment Range PWRGD_Hi Register 150 300 mV Crowbar Adjustment Range PWRGD_Hi Register 100 250 µs VIC Code Changing 100 250 µs VID Code Changing - 400	Undervoltage Threshold	Relative to Nominal DAC Output	V _{PWRGD(UV)}	-600	-500	-400	mV
Overvoltage Threshold Relative to DAC Output, PWRGD_HI = 00 VPWRGD_WRGD_WRGD_WRGD_WRGD_WRGD_WRGD 200 300 400 mV Overvoltage Adjustment Range Low PWRGD_HI Register = 11 150 300 mV Output Low Voltage IewRGD_WRGD_HI Register = 00 300 mV Output Low Voltage IewRGD_WI Register = 01 200 ms During Soft-Start Internal Timer 2.0 ms VID Code Changing 100 250 ms VID Code Static 2.00 ms Crowbar Adjustment Range PWRGD_HI Register 150 300 mV Crowbar Adjustment Range PWRGD_HI Register 150 300 mV Crowbar Adjustment Range PWRGD_HI Register 150 mV Crowbar Adjustment Range PWRGD_HI Register 150 mV Crowbar Adjustment Range PWRGD_HI Register	Undervoltage Adjustment Range Low	PWRGD_LO Register = 000			-500		mV
Overvoltage Adjustment Range High PWRGD_Hit Register = 00 In 150 mV Overvoltage Adjustment Range High PWRGD_HI Register = 00 in 300 mV Output Low Voltage IpwrgD_(BINK) = 4 mA VoL(PWRDD) 150 300 mV During Soft-Start Internal Timer Internal Timer 2.0 ms VID Code Changing Internal Timer 2.00 ins Crowbar Trip Point Relative to DAC Output, PWRGD_HI = 00 V _{CROWBAR} 200 300 mV Crowbar Adjustment Range PWROD_HI Register 500 300 mV 700 300 mV Crowbar Delay Time Overvoltage to PWROD_HI Register 100 250 300 350 mV VID Code State Dovervoltage to PWR going low V _{CROWBAR} 100 250 µs VID Code State IpwMISINK) = -400 µA VOL/PWMM 160 500 mV Output Low Voltage IpwMISINK) = -400 µA VOL/PWMM 1.0 1.0 µs Output Low Voltage <t< td=""><td>Undervoltage Adjustment Range High</td><td>PWRGD_LO Register = 111</td><td></td><td></td><td>-150</td><td></td><td>mV</td></t<>	Undervoltage Adjustment Range High	PWRGD_LO Register = 111			-150		mV
Overvoltage Adjustment Range High PWRGD_Hi Register = 00 Image: Mark Stress S	Overvoltage Threshold	Relative to DAC Output, PWRGD_Hi = 00	V _{PWRGD(OV)}	200	300	400	mV
Output Low Voltage IpWRGD(SINK) = -4 mÅ VOL(PWRGD) 150 300 mV Power Good Delay Time <	Overvoltage Adjustment Range Low	PWRGD_Hi Register = 11			150		mV
Power Good Delay Time Internal Timer In In In In During Soft-Start Internal Timer In 2.0 Im ms VID Code Changing In In In 2.0 Im ms VID Code Static In In VID Code Static In In VID Code Static	Overvoltage Adjustment Range High	PWRGD_Hi Register = 00			300		mV
During Soft-Start Internal Timer 2.0 ms VID Code Changing 100 250 μps VID Code Static 100 250 μps Crowbar Tip Point Relative to DAC Output, PWRGD_Hi = 00 V _{CROWBAR} 200 300 400 mv Crowbar Adjustment Range PWRGD_HI Register 150 300 400 mV Crowbar Reset Point Relative to FBRTN 250 300 350 mV Crowbar Delay Time Overvoltage to PWM going low t _{CROWBAR} 100 250 μps VID Code Changing Overvoltage to PWM going low t _{CROWBAR} 100 250 mv VID Code Static Overvoltage to PWM going low t _{CROWBAR} 100 500 mV Output High Nottage IpwMit/SOURCE) = 400 µA V _{OL(PWM)} 160 500 mV Output High Nottage IpwMit/SOURCE) = 400 µA V _{OL(PWM)} 4.00 5.0 V PG Interface Lagie High Input Voltage IpwMit/SOURCE) = 400 µA V _{OL} (PWM) 4.00<	Output Low Voltage	I _{PWRGD(SINK)} = -4 mA	V _{OL(PWRGD)}		150	300	mV
VD Odde Changing Interface Interface <thi< td=""><td>Power Good Delay Time</td><td></td><td></td><td></td><td></td><td></td><td></td></thi<>	Power Good Delay Time						
VID Code State Image: Combar Trip Point Relative to DAC Output, PWRGD_Hi = 00 V _{CROWBAR} 200 300 mV Crowbar Adjustment Range PWRGD_Hi Register 150 300 mV Crowbar Reset Point Relative to FBRTN 250 300 mV Crowbar Day Time Overvoltage to PWM going low 1CROWBAR 100 250 µs VID Code Changing 100 250 0 ns PWMGUPUS Output By Tome Overvoltage to PWM going low 100 250 µs VID Code Static 100 250 µs PWMUpUts Output High Voltage IpwMI(SINK) = -400 µA VOL(pWM) 4.0 5.0 V Output High Voltage IpwMI(SOURCE) = 400 µA VOL(pWM) 4.0 5.0 V SDA Output Low Voltage IpwMI(SOURCE) = 400 µA VOL(pWM) 4.0 5.0 W Logic High Input Voltage IpwMI(SOURCE) = 400 µA VOL(pWM) 4.0 0.8 V Logic Low Input Voltage IpwMI(SOURCE) = 400 µA VOL <td>During Soft-Start</td> <td>Internal Timer</td> <td></td> <td></td> <td>2.0</td> <td></td> <td>ms</td>	During Soft-Start	Internal Timer			2.0		ms
Crowbar Trip Point Relative to DAC Output, PWRGD_Hi = 00 V _{CROWBAR} 200 300 400 mV Crowbar Adjustment Range PWRGD_Hi Register 150 300 300 mV Crowbar Reset Point Relative to FBRTN 250 300 350 mV Crowbar Delay Time Overvoltage to PWM going low $t_{CROWBAR}$ 100 250	VID Code Changing			100	250		μs
Crowbar Adjustment Range PWRGD_Hi Register 150 300 mV Crowbar Reset Point Relative to FBRTN 250 300 350 mV Crowbar Delay Time Overvoltage to PWM going low 1 _{CROWBAR} VID Code Changing 0 100 250 μs VID Code Static 400 ns 400 ns PWM Outputs 400 160 500 mV Output Low Voltage Ip _{WM(SINK)} = -400 µA V _{OL(PWM)} 4.0 5.0 V Pde Infrace Vol. 5.0 V V Logic Ling Input Voltage Ip _{WM(SINK)} = -400 µA V _{OL(PWM)} 4.0 5.0 V V Logic Ling Input Voltage Ip _{WM(SINK)} = -400 µA V _{OL(PWM)} 4.0 5.0 mV V Logic Low Input Voltage Ip _{MM(SINK)} = -46 mA V _{OL} 0.4 V V Logic Low Input Voltage Ip _{SDA} =	VID Code Static				200		ns
Crowbar Adjustment Range PWRGD_Hi Register 150 Image of the state of the	Crowbar Trip Point	Relative to DAC Output, PWRGD_Hi = 00	V _{CROWBAR}	200	300	400	mV
Crowbar Delay Time Overvoltage to PWM going low t _{CROWBAR} I I	Crowbar Adjustment Range	PWRGD_Hi Register		150		300	mV
VID Code Changing Internal Internal <thinternal< th=""> Internal Internal<td>Crowbar Reset Point</td><td>Relative to FBRTN</td><td></td><td>250</td><td>300</td><td>350</td><td>mV</td></thinternal<>	Crowbar Reset Point	Relative to FBRTN		250	300	350	mV
VID Code Static Image: Mark and the state in the state	Crowbar Delay Time	Overvoltage to PWM going low	t _{CROWBAR}				
PWM Outputs Voltput Low Voltage IPWM(SINK) = -400 μ A VOL(PWM) 160 500 mV Output High Voltage IPWM(SOURCE) = 400 μ A VOH(PWM) 4.0 5.0 V IPC Interface IPWM (SOURCE) = 400 μ A VOH(PWM) 4.0 5.0 V Logic High Input Voltage VIH(SDA,SCL) 2.1 V V Logic Low Input Voltage VIH(SDA,SCL) 2.1 0.8 V Hysteresis 500 mV 0.8 V SDA Output Low Voltage I _{SDA} = -6 mA VOL 0.4 V Input Carpacitance SSO mV IA IA Input Capacitance SSCL, SDA 5.0 PF Clock Frequency fSCL 400 KHz SCL Falling Edge to SDA Valid Time 1.0 IA VOL 1.0 IA Output Low Voltage IOUT = -6 mA VOL 0.4 V V Output High Leakage Current VOH = 5.0 V VOH 1.0 IA V <	VID Code Changing			100	250		μs
Output Low Voltage IPWM(SINK) = -400 μ A VOL(PWM) 160 500 mV Output High Voltage IPWM(SOURCE) = 400 μ A VOL(PWM) 4.0 5.0 V PC Interface IPWM(SOURCE) = 400 μ A VOH(PWM) 4.0 5.0 V Logic High Input Voltage VIH(SDA,SCL) 2.1 V V Logic Low Input Voltage VIH(SDA,SCL) 2.1 0.8 V Hystersis Isoa VIH(SDA,SCL) 0.0 0.8 V SDA Output Low Voltage Isoa F 0.4 V 0.4 V Input Carrent Volt VOL V 0.4 V 0.4 V Input Capacitance Isoa SCSCL, SDA 5.0 PF 0.0 KHz Clock Frequency Isoa SCL 400 KHz SCL Falling Edge to SDA Valid Time VOL 0.0 KHz Output Low Voltage IoUT = -6 mA VOL VOL 0.4 V Output Low Voltage Current	VID Code Static				400		ns
Output High Voltage IPWM(SOURCE) = 400 μ A V V 4.0 5.0 V IPC Interface Logic High Input Voltage VIII(SDA.SCL) 2.1 V Logic Low Input Voltage VIII(SDA.SCL) 2.1 V Logic Low Input Voltage VIII(SDA.SCL) 2.1 0.8 V Hysteresis VIII(SDA.SCL) 0.8 V SDA Output Low Voltage IsDA = -6 mA VoL 1.0 0.4 V Input Capacitance S.0 pF Clock Frequency 5.0 pF Clock Frequency MO kIz SCL Falling Edge to SDA Valid Time 1.0 μ A ALEERT, FAULT Outputs MO kIz MO kIz Output Low Voltage IoUT = -6 mA VoL kI kIz kIz TSENSE Inputs T TSENSE Inputs kIz kIz	PWM Outputs				-		
Output High Voltage IPWM(SOURCE) = 400 μ A V V 4.0 5.0 V IPC Interface Logic High Input Voltage VIII(SDA.SCL) 2.1 V Logic Low Input Voltage VIII(SDA.SCL) 2.1 V Logic Low Input Voltage VIII(SDA.SCL) 2.1 0.8 V Hysteresis VIII(SDA.SCL) 0.8 V SDA Output Low Voltage IsDA = -6 mA VoL 1.0 0.4 V Input Capacitance S.0 pF Clock Frequency 5.0 pF Clock Frequency MO kIz SCL Falling Edge to SDA Valid Time 1.0 μ A ALEERT, FAULT Outputs MO kIz MO kIz Output Low Voltage IoUT = -6 mA VoL kI kIz kIz TSENSE Inputs T TSENSE Inputs kIz kIz	Output Low Voltage	$I_{PWM(SINK)} = -400 \ \mu A$	V _{OL(PWM)}		160	500	mV
IPC InterfaceLogic High Input VoltageImage Amplity Set	Output High Voltage			4.0	5.0		V
Logic Low Input VoltageVIH(SDA,SCL)00.8VHysteresis1500mVSDA Output Low Voltage $I_{SDA} = -6 \text{ mA}$ V_{OL} 0.4VInput CurrentVIH(SDA,SCL)-11.0 μA Input Capacitance $C_{SCL,SDA}$ 5.0 pF Clock Frequency f_{SCL} 400kHzSCL Falling Edge to SDA Valid Time1.0 μS ALERT, FAULT Outputs1.0 μS Output Low Voltage $I_{OUT} = -6 \text{ mA}$ V_{OL} 0.4VOutput Low Voltage $I_{OUT} = -6 \text{ mA}$ V_{OL} 0.4VOutput Low Voltage $I_{OUT} = -6 \text{ mA}$ V_{OL} 0.4VOutput Low Voltage $I_{OUT} = -6 \text{ mA}$ V_{OL} 0.4VOutput High Leakage Current $V_{OH} = 5.0 \text{ V}$ V_{OH} 1.0 μA TTSENSE InputsTTSENSE Voltage RangeInternally Limited03.0VSource Current $R_{IREF} = 121 \text{ k}\Omega$ I_{TH} -110-125-140 μA VRHOT Output Low Voltage $I_{VRHOT(SINK)} = -4 \text{mA}$ 02.0VADC ResolutionLSB Weighting02.0VADC ResolutionLSB Weighting02.0VADC ResolutionChapter Hange02.0VADC ResolutionSDC Input Voltage Range01.95mVADC ResolutionSDC Resolution1.95mV	I ² C Interface						
Logic Low Input Voltage Image of the system o	Logic High Input Voltage		VIH(SDA,SCL)	2.1			V
Hysteresis Image: model of the system of the	Logic Low Input Voltage					0.8	V
$\begin{tabular}{ c c c c c c c } \hline Input Current & V_{IH}, I_{IL} & -1 & 1.0 & \mu A \\ \hline Input Capacitance & C_{SCL, SDA} & 5.0 & pF \\ \hline Clock Frequency & f_{SCL} & 400 & kHz \\ \hline SCL Falling Edge to SDA Valid Time & & & & & & & & & & & & & & & & & & &$	Hysteresis				500		mV
Input CapacitanceCSCL, SDA5.0 ρF Clock FrequencyfSCLfSCL400kHzSCL Falling Edge to SDA Valid Time1.0 μs ALERT, FAULT OutputsOutput Low Voltage $I_{OUT} = -6 \text{ mA}$ V_{OL} 1.0 0.4 V Output High Leakage Current $V_{OH} = 5.0 \text{ V}$ V_{OH} 1.0 μA TTSENSE InputsTTSENSE Voltage RangeInternally Limited03.0 V Source Current $R_{IREF} = 121 \text{ k}\Omega$ I_{TH} -110 -125 -140 μA VRHOT Output Low Voltage $I_{VRHOT(SINK)} = -4mA$ 01.50300mVInput Voltage Conversion RangeLSB Weighting02.0 V ADC Resolution2.0 V ADC Input Voltage RangeIncernality Limited02.0 V ADC Resolution1.95 M	SDA Output Low Voltage	I _{SDA} = -6 mA	V _{OL}			0.4	V
Clock FrequencyImage: clock Frequency400kHzSCL Falling Edge to SDA Valid TimeImage: clock FrequencyfSCLImage: clock Frequency400kHzSCL Falling Edge to SDA Valid TimeImage: clock FrequencyImage: cloc	Input Current		V _{IH} ; I _{IL}	-1		1.0	μA
SCL Falling Edge to SDA Valid Time1.0 μ sALERT, FAULT OutputsOutput Low Voltage $I_{OUT} = -6 \text{ mA}$ V_{OL} 0.4VOutput High Leakage Current $V_{OH} = 5.0 \text{ V}$ V_{OH} 1.0 μ ATTSENSE InputsTTSENSE Voltage RangeInternally Limited03.0VSource Current $R_{IREF} = 121 \text{ k}\Omega$ I_{TH} -110-125-140 μ AVRHOT Output Low Voltage $V_{VHOT(SINK)} = -4mA$ 0150300mVInput Voltage Conversion Range02.0VVADC ResolutionLSB Weighting02.0VADC Input Voltage Range02.0VADC Resolution1.95mV	Input Capacitance		C _{SCL, SDA}		5.0		pF
ALERT, FAULT OutputsOutput Low Voltage $I_{OUT} = -6 \text{ mA}$ V_{OL} 0.4VOutput High Leakage Current $V_{OH} = 5.0 \text{ V}$ V_{OH} 1.0 μA TTSENSE InputsTTSENSE Voltage RangeInternally Limited03.0VSource Current $R_{IREF} = 121 \text{ k}\Omega$ I_{TH} -110-125-140 μA VRHOT Output Low Voltage $V_{VRHOT(SINK)} = -4mA$ 0150300mVInput Voltage Conversion Range02.0VADC ResolutionLSB Weighting02.0VADC Input Voltage Range02.0VADC Resolution1.95mV	Clock Frequency		f _{SCL}			400	kHz
Output Low Voltage $I_{OUT} = -6 \text{ mA}$ V_{OL} V00.4VOutput High Leakage Current $V_{OH} = 5.0 \text{ V}$ V_{OH} V1.0 μ ATTSENSE InputsTTSENSE Voltage RangeInternally Limited03.0VSource Current $R_{IREF} = 121 \text{ k}\Omega$ I_{TH} -110-125-140 μ AVRHOT Output Low Voltage $V_{RHOT(SINK)} = -4mA$ 0150300mVInput Voltage Conversion RangeLSB Weighting02.0VADC ResolutionLSB Weighting02.0VADC Input Voltage Range02.0VADC ResolutionInput Voltage Range01.95mV	SCL Falling Edge to SDA Valid Time					1.0	μs
Output High Leakage Current $V_{OH} = 5.0 \text{ V}$ V_{OH} Image: Marcine Current $I.0$ μA TTSENSE Inputs Internally Limited 0 3.0 V Source Current RIREF = 121 k Ω I_{TH} -110 -125 -140 μA VRHOT Output Low Voltage $V_{RHOT(SINK)} = -4mA$ Image: Marcine Conversion Range 0 2.0 V ADC Resolution LSB Weighting LSB Weighting 0 2.0 V ADC Input Voltage Range Image: Marcine Converter O 2.0 V ADC Resolution Instance 0 1.95 M	ALERT, FAULT Outputs						
Output High Leakage Current $V_{OH} = 5.0 \text{ V}$ V_{OH} Image: Marcine Current $I.0$ μA TTSENSE Inputs Internally Limited 0 3.0 V Source Current RIREF = 121 k Ω I_{TH} -110 -125 -140 μA VRHOT Output Low Voltage $V_{RHOT(SINK)} = -4mA$ Image: Marcine Conversion Range 0 2.0 V ADC Resolution LSB Weighting LSB Weighting 0 2.0 V ADC Input Voltage Range Image: Marcine Converter O 2.0 V ADC Resolution Instance 0 1.95 M	Output Low Voltage	I _{OUT} = -6 mA	V _{OL}			0.4	V
TTSENSE Voltage RangeInternally Limited03.0VSource Current $R_{IREF} = 121 k\Omega$ I_{TH} -110 -125 -140 μ AVRHOT Output Low Voltage $I_{VRHOT(SINK)} = -4mA$ 150300mVInput Voltage Conversion Range02.0VADC ResolutionLSB Weighting2.0mVAnalog / Digital Converter02.0VADC Input Voltage Range02.0VADC Resolution1.95mV	Output High Leakage Current	V _{OH} = 5.0 V	V _{OH}			1.0	μA
Source Current $R_{IREF} = 121 k\Omega$ I_{TH} -110 -125 -140 μA VRHOT Output Low Voltage $I_{VRHOT(SINK)} = -4mA$ 150300mVInput Voltage Conversion Range002.0VADC ResolutionLSB Weighting02.0mVAnalog / Digital ConverterADC Input Voltage Range02.0VADC Resolution1.95mV01.95	TTSENSE Inputs						
VRHOT Output Low Voltage IVRHOT(SINK) = -4mA Intel	TTSENSE Voltage Range	Internally Limited		0		3.0	V
Input Voltage Conversion Range02.0VADC ResolutionLSB Weighting2.0mVAnalog / Digital ConverterADC Input Voltage Range02.0VADC Resolution02.0VADC Resolution01.95mV	Source Current	R _{IREF} = 121 kΩ	I _{TH}	-110	-125	-140	μA
Input Voltage Conversion Range02.0VADC ResolutionLSB Weighting2.0mVAnalog / Digital ConverterADC Input Voltage Range02.0VADC Resolution02.0VADC Resolution01.95mV	VRHOT Output Low Voltage	I _{VRHOT(SINK)} = -4mA			150	300	mV
Analog / Digital Converter ADC Input Voltage Range 0 2.0 V ADC Resolution 1.95 mV	Input Voltage Conversion Range			0		2.0	V
ADC Input Voltage Range 0 2.0 V ADC Resolution 1.95 mV	ADC Resolution	LSB Weighting			2.0		mV
ADC Resolution 1.95 mV	Analog / Digital Converter						
	ADC Input Voltage Range			0		2.0	V
Total Linadiusted Error (TLIE)	ADC Resolution				1.95		mV
	Total Unadjusted Error (TUE)				1.0		%
Differential Non–linearity (DNL) 8 Bits 1.0 LSB	Differential Non-linearity (DNL)	8 Bits			1.0		LSB

Refer to Absolute Maximum Ratings and Application Information for Safe Operating Area.
 Guaranteed by design, not production tested.

ELECTRICAL CHARACTERISTICS


 $V_{IN} = (5.0 \text{ V}) \text{ FBRTN} - \text{GND}$, for typical values $T_A = 25^{\circ}\text{C}$, for min/max values $T_A = 0^{\circ}\text{C}$ to 85°C ; unless otherwise noted. (Notes 1 and 2)

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
Analog / Digital Converter cont.	Analog / Digital Converter <i>cont.</i>					
Conversion Time, Voltage Channel	Averaging Enabled (32 averages)			80		ms
Round Robin Cycle Time				TBD		ms
ADD Input						
ADD Output Current	$I_{ADD} = 2/3*I_{IREF}$	I _{ADD}		10		μA
Address 000 Threshold					0.1	V
Address 001 Threshold			0.15		0.225	V
Address 010 Threshold			0.3		0.45	V
Address 011 Threshold			0.5		0.675	V
Address 100 Threshold			0.75		0.9	V
Address 101 Threshold			1.0		1.25	V
Address 110 Threshold			1.35		1.7	V
Address 111 Threshold			1.8			V
Supply						
V _{CC}	V _{CC}		4.7	5.25	5.75	V
DC Supply Current (see Figure 2)	V_{SYSTEM} = 13.2 V, R_{SHUNT} = 340 Ω	I _{VCC}		20	25	mA

DC Supply Current (see Figure 2)	V_{SYSTEM} = 13.2 V, R_{SHUNT} = 340 Ω	I _{VCC}		20	25	mA
UVLO Turn-On Current				6.5	11	mA
UVLO Threshold Voltage	V _{CC} Rising	V _{UVLO}	9.5			V
UVLO Turn-Off Voltage	V _{CC} Falling			4.1		V
VCC3 Output Voltage	I _{VCC3} = 1 mA	VCC3	3.0	3.3	3.6	V

1. Refer to Absolute Maximum Ratings and Application Information for Safe Operating Area.

2. Guaranteed by design, not production tested.



TYPICAL CHARACTERISTICS



TEST CIRCUITS






Figure 4. Closed-Loop Output Voltage Accuracy









Description

The ADP4000 is a 6–Phase VR11.1 regulator with an I²C Interface Typical application circuits is shown in Figure 2.

Startup Sequence

The ADP4000 follows the VR11 startup sequence shown in Figure 7. After both the EN and UVLO conditions are met, a programmable internal timer goes through one delay cycle TD1. This delay cycle is programmed using Delay Command, default delay = 2 ms, see Table 1 for programmable values). The first six clock cycles of TD2 are blanked from the PWM outputs and used for phase detection as explained in the following section. Then the programmable internal soft-start ramp is enabled (TD2) and the output comes up to the boot voltage of 1.1 V. The boot hold time is also set by Delay Command. This second delay cycle is called TD3. During TD3 the processor VID pins settle to the required VID code. When TD3 is over, the ADP4000 reads the VID inputs and soft-starts either up or down to the final VID voltage (TD4). After TD4 has been completed and the PWRGD masking time (equal to VID on the fly masking) is finished, a third cycle of the internal timer sets the PWRGD blanking (TD5).

The internal delay and soft-start times are programmable using the serial interface and the Delay Command and the Soft-Start Commands.




Figure 7. System Startup Sequence for VR11

Internal Delay Timer

An internal timer sets the delay times for the startup sequence, TD1, TD3 and TD5. The default time is 2msec, which can be changed using the I^2C interface. This timer is used for multiple delay timings (TD1, TD3 and TD5) during the startup sequence. Also, it is used for timing the current limit latchoff as explained in the Current Limit section. The current limit timer is set to 4 times the delay timer.

Table 1. Delay Codes

Code	Delay (msec)
000	0.5
001	1
010	1.5
011	2 = default
100	2.5
101	3
110	3.5
111	4

The delay timer is programmed using Bits <2:0> of the Ton Delay command (0xD4). The delay can be programmed between 0.5 msec and 4 msec. Table 1 provides the programmable delay times.

Soft-Start

The soft-start slope for the output voltage is set by an internal timer. The default value is 0.5 V/msec, which can be programmed through the I²C interface. After TD1 and the phase detection cycle have been completed, the SS time (TD2 in Figure 7) starts. The SS circuit uses the internal VID DAC to increase the output voltage in 6.25 mV steps up to the 1.1 V boot voltage.

Once the SS circuit has reached the boot voltage, the boot voltage delay time (TD3) is started. The end of the boot voltage delay time signals the beginning of the second soft–start time (TD4). The SS voltage changes from the boot voltage to the programmed VID DAC voltage (either higher or lower) using 6.25 mV steps.

The soft-start slew rate is programmed using Bits <2:0> of the Ton_Rise (0xD5) command code. Table 2 provides the soft-start values.

Code	Slew Rate (V/msec)
000	0.1
001	0.3
010	0.5 = default
011	0.7
100	0.9
101	1.1
110	1.3
111	1.5




Figure 8. System Startup Sequence for VR11

Figure 8 shows typical startup waveforms for the ADP4000.

Figure 8. Typical Startup Waveforms Channel 1: CSREF (yellow) Channel 2: PWM1 (blue) Channel 3 : Enable (pink)

Phase Detection

During startup, the number of operational phases and their phase relationship is determined by the internal circuitry that monitors the PWM outputs. Normally, the ADP4000 operates as a 6-phase PWM controller.

To operate as a 5-Phase Controller connect PWM6 to V_{CC}.

To operate as a 4–Phase Controller connect PWM5 and PWM6 to $V_{CC}\!.$

To operate as a 3–Phase Controller connect PWM4, PWM5 and PWM6 to $V_{CC}\!.$

To operate as a 2–Phase Controller connect PWM3, PWM4, PWM5 and PWM6 to $V_{CC}. \label{eq:VCC}$

To operate as a single-phase controller connect PMW2, PWM3, PWM4, PWM5 and PWM6 to V_{CC} .

Prior to soft-start, while EN is high the PWM6, PWM5, PWM4 PWM3 and PWM2 pins sink approximately 100 μ A each. An internal comparator checks each pin's voltage vs. a threshold of 3.0 V. If the pin is tied to V_{CC}, it is above the threshold. Otherwise, an internal current sink pulls the pin to GND, which is below the threshold. PWM1 is low during the phase detection interval that occurs during the first six clock cycles of TD2. After this time, if the remaining PWM outputs are not pulled to V_{CC}, the 100 μ A current sink is removed, and they function as normal PWM outputs. If they are pulled to V_{CC}, the 100 μ A current source is removed, and the outputs are put into a high impedance state.

The PWM outputs are logic-level devices intended for driving fast response external gate drivers such as the ADP3121. Because each phase is monitored independently, operation approaching 100% duty cycle is possible. In addition, more than one output can be on at the same time to allow overlapping phases.

Master Clock Frequency

The clock frequency of the ADP4000 is set with an external resistor connected from the RT pin to ground. The frequency follows the graph in Figure 3. To determine the frequency per phase, the clock is divided by the number of phases in use. If all phases are in use, divide by 6. If 4 phases are in use then divide by 4.

$$R_{T} = \frac{1}{n \times f_{SW} \times Cr} - R_{TO} \qquad (eq. 1)$$

where CT = 2.2 pF and RTO = 21 k

Output Voltage Differential Sensing

The ADP4000 combines differential sensing with a high accuracy VID DAC and reference, and a low offset error amplifier. This maintains a worst-case specification of ± 7 mV differential sensing error over its full operating output voltage and temperature range. The output voltage is sensed between the FB pin and FBRTN pin. FB is connected through a resistor, R_B, to the regulation point, usually the remote sense pin of the microprocessor. FBRTN is connected directly to the remote sense ground point. The internal VID DAC and precision reference are referenced to FBRTN, which has a minimal current of 100 μ A to allow accurate remote sensing. The internal error amplifier compares the output of the DAC to the FB pin to regulate the output voltage.

Output Current Sensing

The ADP4000 provides a dedicated current-sense amplifier (CSA) to monitor the total output current for proper voltage positioning vs. load current, for the IMON output and for current-limit detection. Sensing the load current at the output gives the total real time current being delivered to the load, which is an inherently more accurate method than peak current detection or sampling the current across a sense element such as the low-side MOSFET. This amplifier can be configured several ways, depending on the objectives of the system, as follows:

- Output inductor DCR sensing without a thermistor for lowest cost.
- Output inductor DCR sensing with a thermistor for improved accuracy with tracking of inductor temperature.
- Sense resistors for highest accuracy measurements.

The positive input of the CSA is connected to the CSREF pin, which is connected to the average output voltage. The inputs to the amplifier are summed together through resistors from the sensing element, such as the switch node side of the output inductors, to the inverting input CSSUM. The feedback resistor between CSCOMP and CSSUM sets the gain of the amplifier and a filter capacitor is placed in parallel with this resistor. The gain of the amplifier is programmable by adjusting the feedback resistor. This difference signal is used internally to offset the VID DAC for voltage positioning. This difference signal can be adjusted between 50% and 150% of the external value

using the I²C Loadline Calibration (0xDE) and Loadline Set (0xDF) commands.

The difference between CSREF and CSCOMP is used as a differential input for the current-limit comparator.

To provide the best accuracy for sensing current, the CSA is designed to have a low offset input voltage. Also, the sensing gain is determined by external resistors to make it extremely accurate.

The CPU current can also be monitored over the I^2C interface. The current limit and the load line can be adjusted from the circuit component values over the I^2C interface.

Current Limit Setpoint

The current limit threshold on the ADP4000 is programmed by a resistor between the ILIMFS pin and the CSCOMP pin. The ILIMFS current, I_{ILIMFS} , is compared with an internal current reference of 22 μ A. If I_{ILIMFS} exceeds 22 μ A then the output current has exceeded the limit and the current limit protection is tripped.

$$I_{ILIMFS} = \frac{V_{ILIMFS} - V_{CSCOMP}}{R_{ILIMFS}}$$
 (eq. 2)

$$V_{\text{CSREF}} - V_{\text{CSCOMP}} = \frac{\text{R}_{\text{CS}}}{\text{R}_{\text{PH}}} \times \text{R}_{\text{L}} \times \text{I}_{\text{LOAD}} \quad \text{(eq. 3)}$$

Where $R_L = DCR$ of the Inductor.

Assuming that

$$\frac{R_{CS}}{R_{PH}} \times R_L = 1 \text{ m}\Omega \tag{eq. 4}$$

i.e. the external circuit is set up for a $1m\Omega$ Loadline then the R_{ILIMFS} is calculated as follows

$$I_{\text{ILIMFS}} = \frac{1 \text{ m}\Omega \times I_{\text{LOAD}}}{R_{\text{ILIMITES}}}$$
(eq. 5)

Assuming we want a current limit of 150A that means that I_{LIMFS} must equal 22 μ A at that load.

$$20 \ \mu A = \frac{1 \ m\Omega \times 150 \ AD}{R_{\text{ILIMITFS}}} = 6.8 \ k\Omega \qquad (\text{eq. 6})$$

Solving this equation for $R_{LIMITFS}$ we get 6.8 k Ω . The closest 1% resistor value is 6.8 k Ω .

The current limit threshold can be modified from the resistor programmed value by using the I^2C interface using Bits <4:0> of the Current Limit Threshold command (0xE2). The limit is programmable between 50% of the external limit and 146.7% of the external limit. The resolution is 3.3%. Table 3 gives some examples codes.

Table 3. Current Limit

Code	Current Limit (% of external limit)
0 0000	50%
0 0001	53.3%
1 0000	100% = default
1 0001	103.3%
1 1110	143.3%
1 1111	146.7%

Current Limit, Short-Circuit and Latchoff protection

If the current limit is reached and TD5 has completed the controller will start to latchoff. If there is a current limit during startup, the ADP4000 will go through TD1 to TD5, and then start the latchoff. Because the controller continues to cycle the phases during the latchoff, if the short is removed before the timer is complete, the controller can return to normal operation.

The latchoff function can be reset by either removing and reapplying the supply voltage to the ADP4000, or by toggling the EN pin low for a short time.

During startup when the output voltage is below 200 mV, a secondary current limit is active. This is necessary because the voltage swing of CSCOMP cannot go below ground. This secondary current limit limits the internal COMP voltage to the PWM comparators to 1.5 V. This limits the voltage drop across the low-side MOSFETs through the current balance circuitry. Typical over-current latchoff waveforms are shown in Figure 9.




Figure 9. Overcurrent Latchoff Waveforms Channel 1: CSREF, Channel 2: COMP, Channel 3: PWM1

An inherent per phase current limit protects individual phases if one or more phases stops functioning because of a faulty component. This limit is based on the maximum normal mode COMP voltage.

Output Current Monitor

 I_{MON} is an analog output from the ADP4000 representing the total current being delivered to the load. It outputs an accurate current that is directly proportional to the current set by the ILIMFS resistor.

$$I_{\rm IMON} = 10 \times I_{\rm ILIMFS}$$
 (eq. 7)

The current is then run through a parallel RC connected from the I_{MON} pin to the FBRTN pin to generate an accurately scaled and filtered voltage as per the VR11.1 specification. The size of the resistor is used to set the I_{MON} scaling.

The scaling is set such that $I_{MON} = 900 \text{mV}$ at the TDC current of the processor. This means that the R_{IMON} resistor should be chosen as follows.

From the Current Limit Setpoint paragraph we know the following:

$$I_{ILIMFS} = \frac{1 \text{ m}\Omega \times I_{LOAD}}{R_{ILIMFS}} \tag{eq. 8}$$

$$I_{IMON} = 10 \times \frac{1 \text{ m}\Omega \times I_{LOAD}}{R_{ILIMFS}} \tag{eq. 9}$$

For a 150 A current limit $R_{LIMFS} = 7.5 \text{ k}\Omega$. Assuming the TDC = 135 A then V_{MON} should equal 900 mV when $I_{LOAD} = 135$ A.

When $I_{LOAD} = 135A$, I_{MON} equals

$$I_{IMON} \,=\, 10\,\times\,\frac{1\,m\Omega\,\times\,135\,A}{6.81\,k\Omega} \,=\, 198\,\,\mu A \eqno(eq.\,10)$$

 $V_{IMON} = 900 \text{ mV} = 198 \ \mu\text{A} \times \text{R}_{MON} \qquad (\text{eq. 11})$

This gives a value of 4.54 k Ω for R_{MON}.

If the TDC and OCP limit for the processor have to be changed then it may be necessary to change the ILIMITFS resistor only. This is because the ILIMITFS resistor sets up both the current limit and also the current out of the I_{MON} pin, as explained earlier.

The I_{MON} pin also includes an active clamp to limit the I_{MON} voltage to 1.15 V MAX while maintaining accuracy at 900 mV full scale.

Active Impedance Control Mode

For controlling the dynamic output voltage droop as a function of output current, the CSA gain and load line programming can be scaled to be equal to the droop impedance of the regulator times the output current. This droop voltage is then used to set the input control voltage to the system. The droop voltage is subtracted from the DAC reference input voltage directly to tell the error amplifier where the output voltage should be. This allows enhanced feed-forward response.

Load Line Setting

The Loadline is programmable over the I^2C interface on the ADP4000. It is programmed using the Loadline Calibration (0xDE) and Loadline Set (0xDF) commands. The loadline can be adjusted between 0% and 100% of the external R_{CSA}. In this example R_{CSA} = 1 m Ω . R_O needs to 0.8 m Ω . Therefore programming the Loadline Calibration + Loadline Set Register to give a combined percentage of 80% will set the R_O to 0.8 m Ω .

Code	Loadline (as a percentage of R _{CSA})
0 0000	0%
0 0001	3.3%
1 0000	50% = default
1 0001	53.3%
1 1110	96.7%
1 1111	100%

Current Control Mode and Thermal Balance

The ADP4000 has individual inputs (SW1 to SW6) for each phase that are used for monitoring the current of each phase. This information is combined with an internal ramp to create a current balancing feedback system that has been optimized for initial current balance accuracy and dynamic thermal balancing during operation. This current balance information is independent of the average output current information used for positioning as described in the section.

The magnitude of the internal ramp can be set to optimize the transient response of the system. It also monitors the supply voltage for feed-forward control for changes in the supply. A resistor connected from the power input voltage to the RAMPADJ pin determines the slope of the internal PWM ramp.

The balance between the phases can be programmed using the I²C Phase Bal SW(x) commands (0xE3 to 0xE8). This allows each phase to be adjusted if there is a difference in temperature due to layout and airflow considerations. The phase balance can be adjusted from a default gain of 5 (Bits 4:0 = 10000). The minimum gain programmable is 3.75 (Bits 4:0 = 00000) and the max gain is 6.25 (Bits 4:0 = 11111).

Voltage Control Mode

A high gain, high bandwidth, voltage mode error amplifier is used for the voltage mode control loop. The control input voltage to the positive input is set via the VID logic according to the voltages listed in VID Code Table. The VID code is set using the VID Input pins or it can be programmed over the I^2C interface using the V_{OUT}_Command. By default, the ADP4000 outputs a voltage corresponding to the VID Inputs. To output a voltage following the V_{OUT}_Command the user first needs to program the required VID Code. Then the VID_EN Bits need to be enabled. The following is the sequence:

- 1. Program the required VID Code to the
 - V_{OUT}_Command code (0x21)
- 2. Set the VID_EN bit (Bit 3) in the VR Config 1 A (0xD2) and on the VR Config 1B (0xD3).

This voltage is also offset by the droop voltage for active positioning of the output voltage as a function of current, commonly known as active voltage positioning. The output of the amplifier is the COMP pin, which sets the termination voltage for the internal PWM ramps.

The negative input (FB) is tied to the output sense location with Resistor R_B and is used for sensing and controlling the output voltage at this point. A current source (equal to I_{FB}) from the FB pin flowing through R_B is used for setting the no load offset voltage from the VID voltage. The no load voltage is negative with respect to the VID DAC for Intel CPU's.

The value of $R_{\rm B}$ can be found using the following equation:

$$R_{B} = \frac{V_{VID} - V_{ONL}}{I_{IFB}}$$
 (eq. 12)

An offset voltage can be added to the control voltage over the serial interface. This is done using Bits <5:0> of the V_{OUT} _TRIM (0xDB) and V_{OUT} _CAL (0xDC) Commands. The max offset that can be applied is ±193.75 mV (even if the sum of the offsets > 193.75mV). The LSB size is 6.25 mV. A positive offset is applied when Bit 5 = 0. A negative offset is applied when Bit 5 = 1.

Table 5. Offset Codes

VOUT_ TRIM CODE	TRIM OFFSET VOLTAGE	VOUT_ CAL CODE	CAL OFFSET VOLTAGE	TOTAL OFFSET VOLTAGE
00 1000	50 mV	00 0010	12.5 mV	62.5 mV
10 0001	-6.25 mV	10 1110	-87.5 mV	-93.75 mV
00 1111	93.75 mV	10 0001	-6.25 mV	87.5 mV

RAMPADJ Input Current

The resistor connected to the Rampadj pin sets the internal PWM ramp. The value for this resistor is chosen to provide the combination of thermal balance, stability and transient response.

$$\mathsf{R}_\mathsf{R} = \frac{\mathsf{A}_\mathsf{R} \times \mathsf{L}}{3 \times \mathsf{A}_\mathsf{D} \times \mathsf{R}_\mathsf{DS} \times \mathsf{C}_\mathsf{R}} \tag{eq. 13}$$

Where

 A_R is the internal ramp amplifier gain (= 0.5)

 A_D is the current balancing amplifier gain (= 5)

 R_{DS} is the total low side MOSFET on resistance

 C_R is the internal ramp capacitor value (= 5pF). The internal ramp voltage can be calculated as follows:

$$V_{R} = \frac{A_{R} \times (1 - D) \times V_{VID}}{R_{R} \times C_{R} \times f_{SW}} \qquad (\text{eq. 14})$$

The size of the internal ramp can be made larger or smaller. If it is made larger, stability and noise rejection improves but the transient performance decreases. If the ramp is made smaller then the transient response improves however noise rejection and stability degrades.

COMP Pin Ramp

There is a ramp signal on the COMP signal, which is due to the droop voltage and the output voltage ramps. This ramp adds to the internal ramp to produce the following ramp signal at the PWM input.

$$V_{\text{RT}} = \frac{V_{\text{R}}}{\left(1 - \frac{2 \times (1 - n \times D)}{n \times f_{\text{SW}} \times C_{\text{X}} \times R_{\text{O}}}\right)} \quad (\text{eq. 15})$$

Where Cx = bulk capacitance

 $R_O = Droop$ n = number of phases

 f_{SW} = switching frequency per phase

D = duty cycle

 V_R = Internal Ramp Voltage (calculated in Rampadj section of this data sheet)

This ramp voltage should be set to at least 0.5 V for noise immunity reasons. If it is less than 0.5 V then decrease the ramp resistor.

Dynamic VID

The ADP4000 has the ability to respond to dynamically changing VID inputs while the controller is running. This allows the output voltage to change while the supply is running and supplying current to the load. This is commonly referred to as Dynamic VID (DVID). A DVID can occur under either light or heavy load conditions. The processor signals the controller by changing the VID inputs (or by programming a new V_{OUT} _Command) in a single or multiple steps from the start code to the finish code. This change can be positive or negative.

When a VID bit changes state, the ADP4000 detects the change and ignores the DAC inputs for a minimum of 200 ns. This time prevents a false code due to logic skew while the VID inputs are changing. Additionally, the first VID change initiates the PWRGD and CROWBAR blanking functions for a minimum of 100 μ s to prevent a false PWRGD or CROWBAR event. Each VID change resets the internal timer.

If a VID off code is detected the ADP4000 will wait for 5 μ sec to ensure that the code is correct before initiating a shutdown of the controller.

The ADP4000 also uses the TON_Transition command code (0xD6) to limit the DVID slew rates. These can be encountered when the system does a large single VID step for power state changes, thus the DVID slew rate needs to be limited to prevent large inrush currents. The transition slew rate is programmed using Bits <2:0> of the Ton_Transition (0xD6) command code. Table 6 provides the soft-start values.

Code	Transition Rate (V/msec)
000	1
001	3 = default
010	5
011	7
100	9
101	11
110	13
111	15

Table 6. Transition Rate Codes

Enhanced Transients Mode

The ADP4000 incorporates enhanced transient response for both load step up and load release. For load step up it senses the output of the error amp to determine if a load step up has occurred and then sequences on the appropriate number of phases to ramp up the output current.

For load release, it also senses the output of the error amp and uses the load release information to trigger the TRDET pin, which is then used to adjust the error amp feedback for optimal positioning. This is especially important during high frequency load steps.

Additional information is used during load transients to ensure proper sequencing and balancing of phases during high frequency load steps as well as minimizing the stress on components such as the input filter and MOSFET's.

TRDET and Phase Shuffling

The ADP4000 senses the error amp output and triggers the TRDET pin when a load release takes place. The TRDET circuit, as shown in Figure 2, adjusts the feedback for optimal positioning especially during high frequency load steps. TRDET is also used to trigger phase shuffling. If repeated transients take place at the switching frequency then its possible for one phase to carry most of the currrent. To prevent this from happening the ADP4000 will shuffle the phases whenever a load release happens, i.e. it will randomize the phase sequence.

Reference Current

The IREF pin is used to set an internal current reference. This reference current sets I_{FB} and $I_{TTSENSE}$. A resistor to ground programs the current based on the 1.8 V output.

$$I_{\mathsf{REF}} = \frac{1.8 \, \mathsf{V}}{\mathsf{R}_{\mathsf{IREF}}} \tag{eq. 16}$$

Typically, R_{IREF} is set to 121 k Ω to program I_{REF} = 15 μ A. The following currents are then equal to

$$I_{FB} = \frac{16}{15} \times I_{REF} = 16 \,\mu A$$
(eq. 17)
$$I_{TTSENSE} = -8 (IREF) = -120 \,\mu A$$

Power Good Monitoring

The power good comparator monitors the output voltage via the CSREF pin. The PWRGD pin is an open-drain output whose high level (when connected to a pull-up resistor) indicates that the output voltage is within the nominal limits specified in the specifications above based on the VID voltage setting. PWRGD goes low if the output voltage is outside of this specified range, if the VID DAC inputs are in no CPU mode, or whenever the EN pin is pulled low. PWRGD is blanked during a DVID event for a period of 100 µs to prevent false signals during the time the output is changing.

The PWRGD circuitry also incorporates an initial turn-on delay time (TD5). Prior to the SS voltage reaching the programmed VID DAC voltage and the PWRGD masking time finishing, the PWRGD pin is held low. Once the SS circuit reaches the programmed DAC voltage, the internal timer operates.

The default range for the PWRGD comparator is +300 mV and -500 mV. However these values can be adjusted over the l²C. The high limit is programmed using Bits <1:0> of Command Code 0xE0 and the low limit is programmed using Bits <2:0> of Command code 0xE1. The following is a table of the programmable values.

Table 7. PWRGD High Limits

Code	PWRGD High Limits
00	+300mV (default)
01	+250 mV
10	+200 mV
11	+150 mV

Table 8. PWRGD Low Limits

Code	PWRGD Low Limits
000	-500mV (default)
001	-450 mV
010	-400 mV
011	-350 mV
100	-300 mV
101	-250 mV
110	-200 mV
111	-150 mV

Power State Indicator

The PSI pin is an input used to determine the operating state of the load. If this input is pulled low, the load is in a low power state and the controller asserts the ODN pin low, which can be used to disable phases and maintain better efficiency at lighter loads.

The sequencing into and out of low power operation is maintained to minimize output deviations as well as providing full power load transients immediately after exiting a low power state. The user can program how many phases are enabled when \overline{PSI} is asserted. By default only phase 1 is enabled. The number of phases enabled can be changed over the I²C interface. However extreme care should be taken to ensure that $\overline{OD1}$ is connected to all phases enabled during \overline{PSI} . The number of phases enabled during \overline{PSI} is programmed using Bits 7 and 6 of the MFR Config Command (0xD1)

# of Phases Running Normally	Code	# of Phases Running During PSI	Phases Running
6	00	1	1
	01	2	1 and 4
	10	3	1, 3 and 5
	11	1	1
5	00	1	1
	01	2	1 and 4
	10	1	1
	11	1	1
4	00	1	1
	01	2	1 and 3
	10	1	1
	11	1	1
3	00	1	1
	01	1	1
	10	1	1
	11	1	1
2	00	1	1
	01	1	1
	10	1	1
	11	1	1
1	00	1	1
	01	1	1
	10	1	1
	11	1	1

Table 9. # Phases Enabled During PSI

The actual phases enabled depend upon how many phases are enabled for normal operation. For example if 4 phases are enabled normally and 2 during \overline{PSI} , then Phase 1 and Phase 3 will be enabled during \overline{PSI} .

Output Crowbar

As part of the protection for the load and output components of the supply, the PWM outputs are driven low (turning on the low-side MOSFETs) when the output voltage exceeds the upper crowbar threshold. This crowbar action stops once the output voltage falls below the release threshold of approximately 300 mV.

The value for the crowbar limit follows the programmable PWRGD high limit.

Turning on the low-side MOSFETs pulls down the output as the reverse current builds up in the inductors. If the output overvoltage is due to a short in the high–side MOSFET, this action current-limits the input supply or blows its fuse, protecting the microprocessor from being destroyed.

Output Enable and UVLO

For the ADP4000 to begin switching, the input supply current to the controller must be higher than the UVLO threshold and the EN pin must be higher than its 0.8 V threshold. This initiates a system startup sequence. If either UVLO or EN is less than their respective thresholds, the ADP4000 is disabled. This holds the PWM outputs at ground and forces PWRGD, ODN and OD1 signals low.

In the application circuit (see Figure 2), the $\overline{OD1}$ pin should be connected to the \overline{OD} inputs of the external drivers for the phases that are always on. The \overline{ODN} pin should be connected to the \overline{OD} inputs of the external drivers on the phases that are shut down during low power operation. Grounding the driver \overline{OD} inputs disables the drivers such that both DRVH and DRVL are grounded. This feature is important in preventing the discharge of the output capacitors when the controller is shut off. If the driver outputs are not disabled, a negative voltage can be generated during output due to the high current discharge of the output capacitors through the inductors.

Thermal Monitoring

The ADP4000 includes a thermal monitoring channel using a thermistor. Temperature trip points can be set for $\overline{\text{ALERT}}$ and $\overline{\text{FAULT}}$ levels through the I²C interface. Also, the temperature values can be read back over the I²C interface.

The VR thermal monitoring circuits require an NTC thermistor to be placed from TTSENSE to GND. For best accuracy, the thermistors can be linearized using resistors. A fixed current of 8 times IREF (normally giving 120 μ A) is sourced out of the TTSENSE pin into the thermistor. When the TTSENSE temperature exceeds the OT Fault Limit (0x51), VRHOT is asserted.

The temperature value is reported back in the Read_Temperature1 command. The ADP4000 measures the voltage on the TTSENSE pin and calculates the temperature using the following formula:

Read_Temperature_1 = (TTSENSE Voltage)*TTSENSE Gain + TTSENSE Offset.

The TTSENSE Gain and Offset factors depend upon the combination of thermistor and linearizing register used in the circuit and can be programmed by the user using commands TTSENSE Gain (addr = 0xF7) and TTSENSE Offset (addr = 0xF8). The default values in the ADP4000 are for a 100 k Thermistor and a 20 k Linearizing resistor. If the user would like to measure the voltage directly then the TTSENSE Gain should be programmed to 1 and the Offset should be programmed to 0.

Voltage Monitoring

The ADP4000 can monitor up to three voltages. It can monitor the voltage on the EN pin and reports this back in a register. It can also monitor the voltage on the VSENSE1 and the VSENSE2 pins and report these back in registers over I²C. The ADC range for the voltage measurements is 0~V to 2.0 V. Voltages greater than 2.0 V can monitored using a resistor divider network. Voltage measurements are 10 bits wide.

Vsense1 is intended to measure the input voltage and report this back in the READ_VIN command. However the input voltage is typically 12 V and the ADC range is only 0 V to 2.0 V. Therefore an external resistor divided is needed, the ADP4000 assumes that an 8–1 resistor divider is used, the ADP4000 measures the voltage on the pin and multiples by 8 and places the result in the Read V_{in} register. The circuit in Figure 2 uses a 6.8 K and a 1.0 k resistor to divide the input voltage by 8.

Shunt Resistor

The ADP4000 uses a shunt to generate 5.0 V from the 12 V supply range. A trade-off can be made between the power dissipated in the shunt resistor and the UVLO threshold. Figure 10 shows the typical resistor value needed to realize certain UVLO voltages. It also gives the maximum power dissipated in the shunt resistor for these UVLO voltages.




Figure 10. Typical Shunt Resistor Value and Power Dissipation for Different UVLO Voltage

The maximum power dissipated is calculated using the Equation 18.

$$\mathsf{P}_{\mathsf{MAX}} = \frac{\left(\mathsf{V}_{\mathsf{IN}(\mathsf{MAX})} - \mathsf{V}_{\mathsf{CC}(\mathsf{MIN})}\right)^2}{\mathsf{R}_{\mathsf{SHUNT}}} \qquad (\mathsf{eq. 18})$$

where:

 $V_{IN(MAX)}$ is the maximum voltage from the 12 V input supply (if the 12 V input supply is 12 V ±5%, $V_{IN(MAX)}$ = 12.6 V; if the 12 V input supply is 12 V ±10%, $V_{IN(MAX)}$ = 13.2 V). $V_{CC(MIN)}$ is the minimum V_{CC} voltage of the ADP4000. This is specified as 4.75 V.

R_{SHUNT} is the shunt resistor value.

The CECC standard specification for power rating in surface-mount resistors is: 0603 = 0.1 W, 0805 = 0.125 W, 1206 = 0.25 W.

I²C Interface

Control of the ADP4000 is carried out using the I^2C Interface.

The ADP4000 is connected to this bus as a slave device, under the control of a master controller.

To setup the I²C Address the ADP4000 sources a 10 μ A current from the ADD pin through an external resistor. The voltage is then measured by the ADC and user to set the I²C address. The table below gives the thresholds for each possible I²C address.

Address (8 Bits)	High Threshold	Low Threshold						
0xC0	0.1	-						
0xC2	0.225	0.15						
0xC4	0.45	0.3						
0xC6	0.675	0.5						
0xC8	0.9	0.75						
0xCA	1.25	1.0						
0xCC	1.7	1.35						
0xCE	_	1.8						

Table 10. Setting Up the I²C Address

Data is sent over the serial bus in sequences of nine clock pulses: eight bits of data followed by an acknowledge bit from the slave device. Transitions on the data line must occur during the low period of the clock signal and remain stable during the high period, because a low-to-high transition when the clock is high might be interpreted as a stop signal. The number of data bytes that can be transmitted over the serial bus in a single read or write operation is limited only by what the master and slave devices can handle.


1. When all data bytes have been read or written, stop conditions are established. In write mode, the master pulls the data line high during the tenth clock pulse to assert a stop condition. In read mode, the master device overrides the acknowledge bit by pulling the data line high during the low period before the ninth clock pulse; this is known as No Acknowledge. The master takes the data line low during the low period before the tenth clock pulse, and then high during the tenth clock pulse to assert a stop condition. Any number of bytes of data can be transferred over the serial bus in one operation, but it is not possible to mix read and write in one operation because the type of operation is determined at the beginning and cannot subsequently be changed without starting a new operation.


In the ADP4000, write operations contain one, two or three bytes, and read operations contain one or two bytes. The command code or register address determines the number of bytes to be read or written, See the register map for more information.


To write data to one of the device data registers or read data from it, the address pointer register must be set so that the correct data register is addressed (i.e. command code), and then data can be written to that register or read from it. The first byte of a read or write operation always contains an address that is stored in the address pointer register. If data is to be written to the device, the write operation contains a second data byte that is written to the register selected by the address pointer register.


This write byte operation is shown in Figure 12. The device address is sent over the bus, and then R/\overline{W} is set to 0. This is followed by two data bytes. The first data byte is the address of the internal data register to be written to, which is stored in the address pointer register. The second data byte is the data to be written to the internal data register.

- 2. The read byte operation is shown in Figure 13. First the command code needs to be written to the ADP4000 so that the required data is sent back. This is done by performing a write to the ADP4000 as before, but only the data byte containing the register address is sent, because no data is written to the register. A repeated start is then issued and a read operation is then performed consisting of the serial bus address; R/W bit set to 1, followed by the data byte read from the data register.
- 3. It is not possible to read or write a data byte from a data register without first writing to the address pointer register, even if the address pointer register is already at the correct value.
- 4. In addition to supporting the send byte, the ADP4000 also supports the read byte, write byte, read word and write word protocols.












Figure 13. Read Byte

Write Operations

The following abbreviations are used in the diagrams:

S–START P–STOP R–READ W–WRITE A–ACKNOWLEDGE A–NO ACKNOWLEDGE

The ADP4000 uses the following I²C write protocols.

Send Byte

In this operation, the master device sends a single command byte to a slave device as follows:

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7-bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts ACK on SDA.
- 4. The master sends a command code.
- 5. The slave asserts ACK on SDA.
- 6. The master asserts a stop condition on SDA and the transaction ends.

For the ADP4000, the send byte protocol is used to clear Faults. This operation is shown in Figure 14.




Figure 14. Send Byte Command

If the master is required to read data from the register immediately after setting up the address, it can assert a repeat start condition immediately after the final ACK and carry out a single byte read without asserting an intermediate stop condition.

Write Byte

In this operation, the master device sends a command byte and one data byte to the slave device as follows:

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7-bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts ACK on SDA.
- 4. The master sends a command code.
- 5. The slave asserts ACK on SDA.
- 6. The master sends a data byte.
- 7. The slave asserts ACK on SDA.
- 8. The master asserts a stop condition on SDA and the transaction ends.

The byte write operation is shown in Figure 15.

1	2		3	4	5	6	7	8	
s	SLAVE ADDRESS	w	A	COMMAND CODE	A	DATA	A	Ρ	

Figure 15. Single Byte Write to a Register

Write Word

In this operation, the master device sends a command byte and two data bytes to the slave device as follows:

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7-bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts ACK on SDA.
- 4. The master sends a command code.
- 5. The slave asserts ACK on SDA.
- 6. The master sends the first data byte.
- 7. The slave asserts ACK on SDA.
- 8. The master sends the second data byte.
- 9. The slave asserts ACK on SDA.

10. The master asserts a stop condition on SDA and the transaction ends.

The word write operation is shown in Figure 16.

1	2		3	4	5	6	7	8	9	10
s	SLAVE ADDRESS	w	A	COMMAND CODE	A	DATA (LSB)	A	DATA (MSB)	A	P

Figure 16. Single Word Write to a Register

Block Write

In this operation, the master device sends a command byte and a byte count followed by the stated number of data bytes to the slave device as follows:

- 1. The master device asserts a START condition on SDA.
- 2. The master sends the 7-bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts ACK on SDA.
- 4. The master sends a command code.
- 5. The slave asserts ACK on SDA.
- 6. The master sends the byte count N.
- 7. The slave asserts ACK on SDA.
- 8. The master sends the first data byte.
- 9. The slave asserts ACK on SDA.
- 10. The master sends the second data byte.
- 11. The slave asserts ACK on SDA.
- 12. The master sends the remainder of the data byes.
- 13. The slave asserts an ACK on SDA after each data byte.
- 14. After the last data byte the master asserts a STOP condition on SDA.




Figure 17. Block Write to a Register

Read Operations

The ADP4000 uses the following I²C read protocols.

Read Byte

In this operation, the master device receives a single byte from a slave device as follows:

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7-bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts ACK on SDA.
- 4. The master sends a command code.
- 5. The slave asserted ACK on SDA.
- 6. The master sends a repeated start condition on SDA.
- 7. The master sends the 7 bit slave address followed by the read bit (high).
- 8. The slave asserts ACK on SDA.

- 9. The slave sends the Data Byte.
- 10. The master asserts NO ACK on SDA.
- 11. The master asserts a stop condition on SDA and the transaction ends.

1	2		3	4	5	6	7		8	9	10	11
s	SLAVE ADDRESS	w	A	COMMAND CODE	A	s	SLAVE ADDRESS	R	A	DATA	Ā	Ρ

Figure 18. Single Read from a Register

Read Word

In this operation, the master device receives two data bytes from a slave device as follows:

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7-bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts ACK on SDA.
- 4. The master sends a command code.
- 5. The slave asserted ACK on SDA.
- 6. The master sends a repeated start condition on SDA.
- 7. The master sends the 7 bit slave address followed by the read bit (high).
- 8. The slave asserts ACK on SDA.
- 9. The slave sends the first Data Byte (low Data Byte).
- 10. The master asserts ACK on SDA.
- 11. The slave sends the second Data Byte (high Data Byte).
- 12. The masters asserts a No ACK on SDA.
- 13. The master asserts a stop condition on SDA and the transaction ends.




Figure 19. Word Read from a Command Code

Block Read

In this operation, the master device sends a command byte, the slave sends a byte count followed by the stated number of data bytes to the master device as follows:

- 1. The master device asserts a START condition on SDA.
- 2. The master sends the 7-bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts ACK on SDA.
- 4. The master sends a REPEATED START condition on SDA.
- 5. The master sends the 7-bit slave address followed by the read bit (high).
- 6. The slave asserts ACK on SDA
- 7. The slave sends the byte count N.

- 8. The master asserts ACK on SDA.
- 9. The slave sends the first data byte
- 10. The master asserts ACK on SDA.
- 11. The slave sends the remainder of the data byes, the master asserts an ACK on SDA after each data byte.
- 12. After the last data byte the master asserts a No ACK on SDA.
- 13. The master asserts a STOP condition on SDA.




Figure 20. Block Write to a Command Coder

Bus Timeout

The ADP4000 includes an I²C timeout feature. If there is no I²C activity for 35 ms, the ADP4000 assumes that the bus is locked and releases the bus. This prevents the device from locking or holding the I²C expecting data. The timeout feature can be disabled.

Configuration Register 1 (0xTBD)

Bit 3 BUS_TO_EN = 1; bus timeout enabled. Bit 3 TODIS = 0; I^2C timeout disabled (default).

Virus Protection

To prevent rogue programs or viruses from accessing critical ADP4000 register settings, the lock bit can be set. Setting Bit 0 of the Lock/Reset sets the lock bit and locks critical registers. In this mode, certain registers can no longer be written to until the ADP4000 is powered down and powered up again. For more information on which registers are locked see the register map.

ON_OFF_Config Command

The I²C interface has an ON_OFF_Config which allows the user to configure when the ADP4000 should start and stop switching. There two control inputs, the EN input (specified as per VR11.1) and the Operation Command. The user can program the ADP4000 to respond to or ignore each of the control inputs. The default configuration is the EN pin is acted on, and the Operation Command is ignored. The EN pin is active high by default but can be programmed to be active low over I²C. The details of the individual bits can be found in the description for Command Code 0x02 (ON_OFF_Config) in Table 11.

Operation Command

The operation command, when enabled in the ON_OFF_Config command, can be used to start and stop the ADP4000 switching. The options available described in the Operation Command (0x01) in Table 11. There are two options for turning off, soft off and immediate off. There are

three options for turning on. The first is ON, where the output voltage is soft started towards the Boot Voltage and then to the VID Voltage (same startup sequence as toggling EN). The other two options are margin high and margin low. When these options are selected the output voltage will settle on the VOUT_MARGIN_HIGH VID Code (0x25) or the VOUT_MARGIN_LOW VID Code (0x26).

Limits, ALERTs, and FAULTs

The ADP4000 monitors a number of voltage rails, temperatures, current etc. For each of the measured values there are ALERT and FAULT limits. When an ALERT or FAULT limit is exceeded then the ALERT or FAULT pin is asserted low and will remain low until the I²C master does a Clear Faults command and the measured value is back within the programmed limits. Take for example the temperature measurement Read Temperature1 (0x8D). This value is compared with the OT WARN LIMIT (0x51) and the UT_WARN_LIMIT (0x52). If the measured temperature goes above the OT_WARN_LIMIT or under the UT_WARN_LIMIT then the corresponding Status bit is set Status Temperature Command (0x7D) and an ALERT pin is pulled low. The ALERT pin will remain low until the I²C master does a Clear Faults command (0x03) and the measured temperature is back within the programmed limits. If the measured temperature exceeds the OT_{FAULT}_{LIMIT} (0x51) then Bit 7 of the Status Temperature command gets set and the FAULT pin is asserted low. The intention is that a FAULT condition is worse than an ALERT condition.

Each measured value is compared with appropriate high and low limits and the results of these comparisons are stored in Status Registers. See details of the various status registers in Table 11, commands 0x78, STATUS BYTE to 0x80 STATUS ALERT.

The ADP4000 also allows the user to program which measured values can generate an ALERT and a FAULT using the Mask ALERT (0xF9) and Mask FAULT (0xFA) Commands. If the Mask VOUT Bit (Bit 7 is set in the Mask ALERT command) then the measured Vout going outside the programmed limits will set the appropriate Status bit but will not assert ALERT pin low. See command codes 0xF9 and 0xFA in Table 11 for more details.

Linear Mode

Linear Mode is used for reporting back voltage, current and temperatures etc and for programming Limits. The ADP4000 uses Linear Mode. Linear Mode can be decoded as follows:

 $X = Y^2N$

Where X = the value (for example if this is current then it would be Amps, Temperature it would be $^{\circ}C$ etc). The register readback is 16 Bits, the 5 MSB's are the Exponent (=N) and the 11 LSB's are the mantissa (=Y). Both the

mantissa and exponent are 2's compliment values, if the MSB are 1 then they are negative values.

IOUT_CAL_GAIN and IOUT_CAL_OFFSET

The ADP4000 measures the voltage on the Imon pin and stores that in the READ_IOUT Command (0x8C). However this register should read back Amps. Therefore the IOUT_CAL_GAIN and IOUT_CAL_OFFSET commands need to be programmed to convert the Imon voltage into current in Amps. The following equation is used:

 $\mathsf{READ_IOUT} = \left(\mathsf{I}_{\mathsf{MON}} \: \mathsf{Voltage} \times \: \mathsf{IOUT_CAL_GAIN}\right)$

+ IOUT_CAL_OFFSET

(eq. 19)

The IOUT_CAL_GAIN defaults to 1 and IOUT_CAL_OFFSET defaults to 0 which means the Imon voltage is stored in the READ IOUT Command.

OUTPUT VID7 VID6 VID5 VID4 VID3 VID2 VID1 VIDO OFF OFF 1.60000 1.59375 1.58750 1.58125 1.57500 1.56875 1.56250 1.55625 1.55000 1.54375 1.53750 1.53125 1.52500 1.51875 1.51250 1.50625 1.50000 1.49375 1.48750 1.48125 1.47500 1.46875 1.46250 1.45625 1.45000 1.44375 1.43750 1.43125 1.42500 1.41875 1.41250 1.40625 1.40000 1.39375 1.38750 1.38125 1.37500 1.36875 1.36250 1.35625 1.35000 1.34375

VR11 VID CODES for the ADP4000

1.33750

1.33125

VR11	VID CODES	for the ADP4000
-------------	------------------	-----------------

OUTPUT	VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0
1.32500	0	0	1	0	1	1	1	0
1.31875	0	0	1	0	1	1	1	1
1.31250	0	0	1	1	0	0	0	0
1.30625	0	0	1	1	0	0	0	1
1.30000	0	0	1	1	0	0	1	0
1.29375	0	0	1	1	0	0	1	1
1.28750	0	0	1	1	0	1	0	0
1.28125	0	0	1	1	0	1	0	1
1.27500	0	0	1	1	0	1	1	0
1.26875	0	0	1	1	0	1	1	1
1.26250	0	0	1	1	1	0	0	0
1.25625	0	0	1	1	1	0	0	1
1.25000	0	0	1	1	1	0	1	0
1.24375	0	0	1	1	1	0	1	1
1.23750	0	0	1	1	1	1	0	0
1.23125	0	0	1	1	1	1	0	1
1.22500	0	0	1	1	1	1	1	0
1.21875	0	0	1	1	1	1	1	1
1.21250	0	1	0	0	0	0	0	0
1.20625	0	1	0	0	0	0	0	1
1.20000	0	1	0	0	0	0	1	0
1.19375	0	1	0	0	0	0	1	1
1.18750	0	1	0	0	0	1	0	0
1.18125	0	1	0	0	0	1	0	1
1.17500	0	1	0	0	0	1	1	0
1.16875	0	1	0	0	0	1	1	1
1.16250	0	1	0	0	1	0	0	0
1.15625	0	1	0	0	1	0	0	1
1.15000	0	1	0	0	1	0	1	0
1.14375	0	1	0	0	1	0	1	1
1.13750	0	1	0	0	1	1	0	0
1.13125	0	1	0	0	1	1	0	1
1.12500	0	1	0	0	1	1	1	0
1.11875	0	1	0	0	1	1	1	1
1.11250	0	1	0	1	0	0	0	0
1.10625	0	1	0	1	0	0	0	1
1.10000	0	1	0	1	0	0	1	0
1.09375	0	1	0	1	0	0	1	1
1.08750	0	1	0	1	0	1	0	0
1.08125	0	1	0	1	0	1	0	1
1.07500	0	1	0	1	0	1	1	0
1.06875	0	1	0	1	0	1	1	1
1.06250	0	1	0	1	1	0	0	0
1.05625	0	1	0	1	1	0	0	1
1.05000	0	1	0	1	1	0	1	0
1.04375	0	1	0	1	1	0	1	1

VR11 VID CODES for the ADP4000

OUTPUT	VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0
1.03750	0	1	0	1	1	1	0	0
1.03125	0	1	0	1	1	1	0	1
1.02500	0	1	0	1	1	1	1	0
1.01875	0	1	0	1	1	1	1	1
1.01250	0	1	1	0	0	0	0	0
1.00625	0	1	1	0	0	0	0	1
1.00000	0	1	1	0	0	0	1	0
0.99375	0	1	1	0	0	0	1	1
0.98750	0	1	1	0	0	1	0	0
0.98125	0	1	1	0	0	1	0	1
0.97500	0	1	1	0	0	1	1	0
0.96875	0	1	1	0	0	1	1	1
0.96250	0	1	1	0	1	0	0	0
0.95625	0	1	1	0	1	0	0	1
0.95000	0	1	1	0	1	0	1	0
0.94375	0	1	1	0	1	0	1	1
0.93750	0	1	1	0	1	1	0	0
0.93125	0	1	1	0	1	1	0	1
0.92500	0	1	1	0	1	1	1	0
0.91875	0	1	1	0	1	1	1	1
0.91250	0	1	1	1	0	0	0	0
0.90625	0	1	1	1	0	0	0	1
0.90000	0	1	1	1	0	0	1	0
0.89375	0	1	1	1	0	0	1	1
0.88750	0	1	1	1	0	1	0	0
0.88125	0	1	1	1	0	1	0	1
0.87500	0	1	1	1	0	1	1	0
0.86875	0	1	1	1	0	1	1	1
0.86250	0	1	1	1	1	0	0	0
0.85625	0	1	1	1	1	0	0	1
0.85000	0	1	1	1	1	0	1	0
0.84375	0	1	1	1	1	0	1	1
0.83750	0	1	1	1	1	1	0	0
0.83125	0	1	1	1	1	1	0	1
0.82500	0	1	1	1	1	1	1	0
0.81875	0	1	1	1	1	1	1	1
0.81250	1	0	0	0	0	0	0	0
0.80625	1	0	0	0	0	0	0	1
0.80000	1	0	0	0	0	0	1	0
0.79375	1	0	0	0	0	0	1	1
0.78750	1	0	0	0	0	1	0	0
0.78125	1	0	0	0	0	1	0	1
0.77500	1	0	0	0	0	1	1	0
0.76875	1	0	0	0	0	1	1	1
0.76250	1	0	0	0	1	0	0	0
0.75625	1	0	0	0	1	0	0	1

VR11 VID CODES for the ADP4000

OUTPUT	VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0
0.75000	1	0	0	0	1	0	1	0
0.74375	1	0	0	0	1	0	1	1
0.73750	1	0	0	0	1	1	0	0
0.73125	1	0	0	0	1	1	0	1
0.72500	1	0	0	0	1	1	1	0
0.71875	1	0	0	0	1	1	1	1
0.71250	1	0	0	1	0	0	0	0
0.70625	1	0	0	1	0	0	0	1
0.70000	1	0	0	1	0	0	1	0
0.69375	1	0	0	1	0	0	1	1
0.68750	1	0	0	1	0	1	0	0
0.68125	1	0	0	1	0	1	0	1
0.67500	1	0	0	1	0	1	1	0
0.66875	1	0	0	1	0	1	1	1
0.66250	1	0	0	1	1	0	0	0
0.65625	1	0	0	1	1	0	0	1
0.65000	1	0	0	1	1	0	1	0
0.64375	1	0	0	1	1	0	1	1
0.63750	1	0	0	1	1	1	0	0
0.63125	1	0	0	1	1	1	0	1
0.62500	1	0	0	1	1	1	1	0
0.61875	1	0	0	1	1	1	1	1
0.61250	1	0	1	0	0	0	0	0
0.60625	1	0	1	0	0	0	0	1
0.60000	1	0	1	0	0	0	1	0
0.59375	1	0	1	0	0	0	1	1
0.58750	1	0	1	0	0	1	0	0
0.58125	1	0	1	0	0	1	0	1
0.57500	1	0	1	0	0	1	1	0
0.56875	1	0	1	0	0	1	1	1
0.56250	1	0	1	0	1	0	0	0
0.55625	1	0	1	0	1	0	0	1
0.55000	1	0	1	0	1	0	1	0
0.54375	1	0	1	0	1	0	1	1
0.53750	1	0	1	0	1	1	0	0
0.53125	1	0	1	0	1	1	0	1
0.52500	1	0	1	0	1	1	1	0
0.51875	1	0	1	0	1	1	1	1
0.51250	1	0	1	1	0	0	0	0
0.50625	1	0	1	1	0	0	0	1
0.50000	1	0	1	1	0	0	1	0
OFF	1	1	1	1	1	1	1	0
OFF	1	1	1	1	1	1	1	1

Table 11.	I ² C Comr	nands for t	the ADP4000
-----------	-----------------------	-------------	-------------

Cmd Code	R/W	Default	Description	# Byte			Comment
0x01	R/W	0x80	Operation	1	01xx xx 1000 xx 1001 10	xx – Immediate Off xx – Soft Off xx – On (slew rate set xx – Margin Low (Act xx – Margin High (Act	
0x02	R/W	0x17	ON_OFF_Config	1	Configu	res how the controller	is turned on and off
					Bit	Default	Comment
					7:5	1	Reserved for Future Use
					4	0	This bit is read only. Switching starts when commanded by the Control Pin and the Operation Command, as set in Bits 3:0
					3	1	0: Unit ignores OPERATION commands over the I ² C interface 1: Unit responds to OPERATION command, powerup may also depend upon Control input, as described in Bit 2
					2	1	0: Unit ignores EN pin 1: Unit responds EN pin, powerup may also depend upon the Operation Register, as described for Bit 3
					1	1	Control Pin Polarity 0 = Active Low 1 = Active High
					0	1	This bit is read only. 1 means that when the controller is disabled it will either immediately turn off or soft off (as set in the Operation Command)
0x03	W	NA	Clear_Faults	0	immedia	ately. The SMBus ALE	nand code will clear all Status Bits RT is deasserted on this command. If It bit shall immediately be asserted
0x10	R/W	0x00	Write Protect	1	device. that onc	There is also a lock bit	s used to control writing to the I ² C in the Manufacture Specific Registers s to all commands until the power to the
						Data Byte	Comment
						1000 0000	Disables all writes except to the Write_Protect Command
						0100 0000	Disables all writes except to the Write_Protect and Operation Commands
						0010 0000	Disables all writes except to the Write_Protect, Operation, ON_OFF_Config and V _{OUT} _COMMAND Commands
						0000 0000	Enables writes to all commands
						0001 0000	Disables all writes except to WRITE_PROTECT, PAGE and all MFR-SPECIFIC Commands
0x19	R	0xB0	Capability	1	This cor device.	nmand allows the host	t to get some information on the I ² C
					Bit	Default	Comment
					7	1	PEC (Packet Error Checking is supported).
					6:5	01	Max supported bus speed is 400 kHz.

Cmd Code	R/W	Default	Description	# Byte		Co	omment	
					4	1	ADP4000 has an SMBus ALERT pin and ARA is supported.	
					3:0	000	Reserved	
0x20	R	0x20	VOUT_MODE	1			le for programming the output voltage.	
0x21	R/W	0x00	VOUT_COMMAND	2	Sets the	output voltage using VI	D.	
0x25	R/W	0x0020	VOUT_MARGIN_ HIGH	2		e output voltage when ope ogrammed in VID Mode.	eration command is set to Margin	
0x26	R/W	0x00B2	VOUT_MARGIN_ LOW	2		e output voltage when ope ogrammed in VID Mode.	eration command is set to Margin	
0x38	R/W	0x0001	IOUT_CAL_GAIN	2		e ratio of voltage sensed t ssed in $1/\Omega$	to current output. Scale is Linear and	
0x39	R/W	0x0000	IOUT_CAL_OFFSET	2	This offs circuitry.	set is used to null out any Programmed in Linear r	offsets in the output current sensing node and units are Amps.	
0x4A	R/W	0x0064	IOUT_OC_WARN_ LIMIT	2	IOUT_C	OC_WARN_LIMIT bit is set is generated. This limit is	Droe this limit is exceeded et in the Status_IOUT register and an a set in Amps and programmed in	
0x4F	R/W	0x0055	OT_FAULT_LIMIT	2	gets set	in the Status_TEMPERA	bove which the Over Temp Fault Bit ATURE Register and the FAULT s set using Linear Mode in °C.	
0x51	R/W	0x0046	OT_WARN_LIMIT	2	gets set		ove which the Over Temp Warn Bit TURE Register and the ALERT Output ng Linear Mode in °C.	
0x52	R/W	0x0000	UT_WARN_LIMIT	2	This sets the temperature limit below which the Under Temp Warn gets set in the Status_TEMPERATURE Register and the ALERT C gets asserted. This limit is set using Linear Mode in °C.			
0x55	R/W	0x0010	VIN_OV_FAULT LIMIT	2	Overvol	tage Fault Bit, Bit 7, gets	ault limit. Once exceeded the V _{IN} set in the Status Input Register and his limit is set using Linear Mode, in V.	
0x57	R/W	0x0010	VIN_OV_WARN LIMIT	2	Overvol	tage Warn Bit, Bit 6, gets	warn limit. Once exceeded the V _{IN} set in the Status Input Register and his limit is set using Linear Mode, in V.	
0x58	R/W	0x0000	VIN_UV_WARN LIMIT	2	Undervo	oltage Warn Bit, Bit 5, get	warn limit. Once exceeded the V _{IN} is set in the Status Input Register and nis limit is set using Linear Mode, in V.	
0x68	R/W	0x012C	Pout_op_ Fault limit	2	of the St	tatus I _{OUT} Command gets	ower fault limit. Once exceeded Bit 1 s set and the FAULT output gets it is set using Linear Mode in W.	
0x6A	R/W	0x012C	POUT_OP WARN LIMIT	2	of the St	tatus I _{OUT} Command gets	ower warn limit. Once exceeded Bit 0 s set and the ALERT output gets it is set using Linear Mode in W.	
0x78	R	0x00	STATUS BYTE	1	Bit	Name	Comment	
					7	BUSY	A fault was declared because the ADP4000 was busy and unable to respond.	
					6	OFF	This bit is set whenever the ADP4000 is not switching.	
					5	VOUT_OV	This bit gets set whenever the ADP4000 goes into OVP mode.	
					4	IOUT_OC	This bit gets set whenever the ADP4000 latches off due to an over current event.	
					3	VIN_UV	This bit gets set when the input voltage falls below its programmed FAULT limit.	
					2	TEMP	This bit gets set when the Temperature, as measured using the THERMISTOR, exceeds its THERM and/or high or low limits.	

Cmd Code	R/W	Default	Description	# Byte			Co	omment
					1	C	CML	A Communications, memory or logic fault has occurred.
					0	None of	the Above	A fault has occurred which is not one of the above.
0x79	R	0x0000	STATUS WORD	2	Byte	Bit	Name	Description
					Low	7	Res	Reserved
					Low	6	OFF	This bit is set whenever the ADP4000 is not switching.
					Low	5	VOUT _OV	This bit gets set whenever the ADP4000 goes into OVP mode.
					Low	4		This bit gets set whenever the ADP4000 latches off due to an over current event.
					Low	3	Res	Reserved
					Low	2	TEMP	This bit gets set when the Temperature, as measured using the THERMISTOR, exceeds its THERM and/or high or low limits.
					Low	1	CML	A Communications, memory or logic fault has occurred.
					Low	6	None of the Above	A fault has occurred which is not one of the above.
					High	7	V _{OUT}	This bit gets set whenever the measured output voltage goes outside its power good limits or an OVP event has taken place, i.e. any bit in Status V _{OUT} is set.
					High	6	lout/Pout	This bit gets set whenever the measured output current or power exceeds its warning limit or goes into OCP. i.e. any bit in Status I _{OUT} is set.
					High	5	INPUT	This bit gets set if the input voltage, as measured on VSENSE1 goes outside its programmed limits. i.e. any bit in Status V _{INPUT} is set.
					High	4	MFR	A manufacturer specific warning or fault has occurred.
					High	3	POWER _GOOD	The Power–Good signal is deasserted. Same as Power–Good in General Status.
					High	2	Res	Reserved
					High	1	OTHER	A Status bit in Status Other is asserted.
					High	0	Res	Reserved
0x7A	R	0x00	STATUS V _{OUT}	1	Bit	N	ame	Description
					7	OVER	DUT_ VOLTAGE AULT	This bit gets set whenever an OVP Event takes place.
					6	OVER	DUT_ /OLTAGE RNING	This bit gets set whenever the measured output voltage goes above its Power-Good limit.
					5	UNDER	DUT_ IVOLTAGE RNING	This bit gets set whenever the measured output voltage goes below its Power-Good limit.
					4	UNDER	DUT_ IVOLTAGE AULT	Not applicable.

Cmd Code	R/W	Default	Description	# Byte		Co	omment
					3	VOUT_MAX Warning	Not supported, Can't program an output greater than max VID as there are no bits to program it.
					2	TON_MAX_FAULT	Not supported.
					1	TOFF_MAX_ WARNING	Not supported.
					0	VOUT_TRACKING_ ERROR	Not supported.
0x7B	R	0x00	STATUS I _{OUT}	1	Bit	Name	Description
					7	I _{OUT} Overcurrent Fault	This bit gets set if the ADP4000 latches off due to an OCP Event.
					6	Reserved	Reserved
					5	I _{OUT} Overcurrent Warning	This bit gets set if I _{OUT} exceeds its programmed high warning limit.
					4	Reserved	Reserved
					3	Reserved	Reserved
					2	Reserved	Reserved
					1	POUT Over-Power Fault	This bit gets set if the measured POUT exceeds the FAULT Limit.
					0	POUT Over-Power Warning	This bit gets set if the measured POUT exceeds the Warn Limit.
0x7C	R	0x00	STATUS INPUT	1	Bit	Name	Description
					7	V _{IN} Overvoltage FAULT	This bit gets set when the input voltage goes above its programmed FAULT limit.
					6	V _{IN} Overvoltage Warning	This bit gets set when the input voltage goes above its programmed high limit.
					5	Undervoltage Warning	This bit gets set when the input voltage falls below its programmed low limit.
					4	Reserved	Reserved
					3	Reserved	Reserved
					2	Reserved	Reserved
					1	Reserved	Reserved
					0	Reserved	Reserved
0x7D	R	0x00	STATUS_	1	Bit	Name	Description
			TEMPERATURE		7	Overtemperature FAULT	This bit gets asserted when the temperature measured by the Thermistor connected to TTSENSE exceeds its THERM/FAULT Limit.
					6	Overtemperature Warrning	This bit gets asserted when the temperature measured by the Thermistor connected to TTSENSE exceeds its High Temperature Limit.
					5	Undertemperature Warrning	This bit gets asserted when the temperature measured by the Thermistor connected to TTSENSE exceeds its Low Temperature Limit.
					4	Reserved	Reserved
					3	Reserved	Reserved
					2	Reserved	Reserved
					1	Reserved	Reserved
					0	Reserved	Reserved

Cmd Code	R/W	Default	Description	# Byte			Co	omment
0x7E	R	0x00	STATUS CML	1	Bit	Na	ame	Description
					7	Unsu	alid or pported d Received	Supported
					6	Unsupp	alid or orted Data ceived	Supported
					5	PEC	Failed	Supported
					4		ory Fault tected	Not Supported
					3		sor Fault tected	Not Supported
					2	Res	served	Reserved
					1	fault oth ones li	nunication er than the isted has urred.	Supported
					0	Logic F	nemory or Fault has urred.	Not Supported
0x80	R	0x00	STATUS_ALERT	1	Bit	Na	ame	Description
					7	Res	served	Reserved
					6	Res	served	Reserved
					5	VSENS	E2 FAULT	Gets asserted when VSENSE2 exceeds it programmed FAULT limits.
					4		ISE2 OV ARN	Gets asserted when VSENSE2 exceeds it programmed OV WARN limits.
					3		ISE2 OV ARN	Gets asserted when VSENSE2 exceeds it programmed UV WARN limits.
					2	VMON	N WARN	Gets asserted when VSENSE2 exceeds it programmed WARN limits.
					1	VMON	N FAULT	Gets asserted when VSENSE2 exceeds it programmed FAULT limits.
					0	Res	served	Reserved
0x88	R	0x00	READ_VIN	2				je (measured using VSENSE1). n Linear Mode
0x8B	R	0x00	READ_VOUT	2		Readbac	k output volta	age. Voltage is read back in VID Mode.
0x8C	R	0x00	READ_IOUT	2		Readbac Mode (Ar		ent. Current is read back in Linear
0x8D	R	0x00	READ TEMPERATURE1	2				e 1. Thermistor, connected to e element. Temperature is read back
0x96	R	0x00	READ_POUT	2		Readback	k Output Powe	er, read back in Linear Mode in W's.
0x99	R	0x41	MFR_ID	1		0x41	Readback Byte count	using the Block command with the equal to 1.
0x9A	R	0x4000	MFR_MODEL	2		0x4000	Readback Byte count	using the Block command with the equal to 2.
0x9B	R	0x01	MFR_REVISION	1		0		using the Block command with the equal to 1.

Cmd Code	R/W	Default	Description	# Byte			Comment
0xD0	R/W	0x00	Lock/Reset	1	Bit	Name	Description
					1	Reset	Resets all registers to their POR Value. Has no effect if Lock bit is set.
					0	Lock	Logic 1 locks all limit values to their current settings. Once this bit is set, all lockable registers become read-only and cannot be modified until the ADP4000 is powered down and powered up again. This prevents rogue programs such as viruses from modifying critical system limit settings (Lockable).
0xD1	R/W	0x07	Mfr Config	1	Bit	Name	Description
					7:6	PSI	These bits sets the number of phases turned on during PSI. 00 = 1 Phase enabled during PSI 01 = 2 Phases enabled during PSI 10 = 3 Phases enabled during PSI 11 = 1 Phase enabled during PSI
					5	Reserved	Reserved
					4	Reserved	Reserved
					3	BUS_TO_EN	Bus Timeout Enable. When the BUS_TO_EN bit is set to 1, the I ² C Timeout feature is enabled. In this state if, at any point during an I ² C transaction involving the ADP4000, activity ceases for more than 35 ms, the ADP4000 assumes the bus is locked and releases the bus. This allows the ADP4000 to be used with SMBus controllers that cannot handle SMBus timeouts (Lockable).
					2	FAULT_EN	Enable the \overline{FAULT} pin, Default = 1
					1	ALERT_EN	Enable the ALERT pin
					0	ENABLE_ MONITOR	When the ENABLE_MONITOR bit is set to 1, the ADP4000 starts conversions with the ADC and monitors the voltages and temperatures.
0xD2	R/W	0x52	VR Config 1A	1	Bit	Name	Description
					6:4	Phase Enable Bits	000 = Phase 1 001 = Phase 2 010 = Phase 3 011 = Phase 4 100 = Phase 5 101 = Phase 6 All other codes = Phase 6
					3	VID_EN	When the VID_EN bit is set to 1, the VID code in the VOUT_COMMAND register sets the output voltage. When VID_EN is set to 0, the output voltage follows the VID input pins.
					2	LOOP_EN	When the LOOP_EN bit is set to 1 in both registers, the control loop test function is enabled. This allows measurement of the control loop AC gain and phase response with appropriate instrumentation. The control loop signal insertion pin is IMON. The control loop output pin is COMP.

Table 12. Manufacturer Specific Command Codes for the ADP4000


Cmd Code	R/W	Default	Description	# Byte	Comment		
					1	CLIM_EN	When CLIM_EN is set to 1, the current limit time out latchoff functions normally. When this bit is set to 0 in both registers, the current limit latchoff is disabled. In this state, the part can be in current limit indefinitely.
					0	Reserved	Reserved
0xD3	R/W	0x52	VR Config 1B	1	This register is for security reasons. It has the same format as register 0xD2. Bits need to be set in both registers for the function to take effect.		
0xD4	R/W	0x03	Ton Delay	1	This resister sets TD1, TD3 and TD5 delays for the soft-start sequence. The current limit latchoff timer is 4 times the programmed delay time. 000 = 0.5 ms 001 = 1 ms 010 = 1.5 ms 011 = 2 ms = default 100 = 2.5 ms 101 = 3 ms 110 = 3.5 ms 111 = 4 ms		
0xD5	R/W	0x02	Ton Rise	1	and T 000 = 001 = 010 = 011 = 100 = 101 = 110 =	egister sets the soft- TD4, of the soft-start 0.1 V/ms 0.3 V/ms 0.5 V/ms = default 0.7 V/ms 0.9 V/ms 1.1 V/ms 1.3 V/ms 1.5 V/ms	-start voltage slew rate, and hence TD2 sequence.
0xD6	R/W	0x01	Ton Transition	1	000 = 001 = 010 = 011 = 100 = 101 = 110 =	egister sets the slew 1 V/ms 3 V/ms = default 5 V/ms 7 V/ms 9 V/ms 11 V/ms 13 V/ms 15 V/ms	rate during a dynamic VID.
0xD7	R	0x00	VSENSE2 Voltage	2	This is a 16 bit value that reports back the voltage on the VSENSE2 Pin. Can be configured to measure the input Voltage Current. 16 Bit Value between 0 and 2.0 V. Voltage is reported using Linear Mode.		
0xD8	R	0x00	EN/VTT Voltage	2	This is a 16 bit value that reports back the voltage on the VTT Pin. Voltage is reported using Linear Mode.		
0xDA	R	0x00	VMON Voltage	2			reports back the voltage measured Voltage is reported using Linear Mode.
0xDB	R/W	0x00	VOUT_TRIM	1	Offse	t Command Code for	r V _{OUT} , max ±200 mV.
0xDC	R/W	0x00	VOUT_CAL	1	Offset Command Code for V _{OUT} , max ±200 mV.		r V _{OUT} , max ±200 mV.
0xDE	R/W	0x10	Load Line Calibration	1	value gain sectio 0% ir line. 0000 1000	e. The maximum load of the current sense on. This maximum loa	
0xDF	R/W	0x00	Load Line Set	1	maxir curre maxir steps 0000 1000	num load line is cont nt sense amplifier as num load line can the	

Cmd Code	R/W	Default	Description	# Byte	Comment	
0xE0	R/W	0x00	PWRGD Hi Threshold	1	This value sets the PWRGD Hi Threshold and the CROWBAR Threshold: Code = 00, PWRGD HI = 300 mV (default) Code = 01, PWRGD HI = 250 mV Code = 10, PWRGD HI = 200 mV Code = 11, PWRGD HI = 150 mV	
0xE1	R/W	0x00	PWRGD Lo Threshold	1	This value sets the PWRGD Lo Threshold: Code = 000, PWRGD Lo = -500 mV (default) Code = 001, PWRGD Lo = -450 mV Code = 010, PWRGD Lo = -400 mV Code = 011, PWRGD Lo = -350 mV Code = 100, PWRGD Lo = -300 mV Code = 101, PWRGD Lo = -250 mV Code = 110, PWRGD Lo = -200 mV Code = 111, PWRGD Lo = -150 mV	
0xE2	R/W	0x10	Current Limit Threshold	1	This value sets the internal current limit adjust value. The default current limit is programmed using a resistor to ground on the LIMIT pin. The value of this register adjusts this value by a percentage between 50% and 146.7%. Each LSB represents a 3.33% change in the threshold. 11111 = 146.7% of external current limit 10000 = 100% of external current limit 00000 = 50% of external current limit	
0xE3	R/W	0x10	Phase Bal SW1	1	These values adjust the gain of the internal phase balance amplifiers. The nominal gain is set to 5. These registers can adjust the gain by ±25% from 3.75 to 6.25. Code = 00000, Gain of 3.75 Code = 10000, Gain of 5 (default) Code = 11111, Gain of 6.25	
0xE4	R/W	0x10	Phase Bal SW2	1	These values adjust the gain of the internal phase balance amplifiers. The nominal gain is set to 5. These registers can adjust the gain by ±25% from 3.75 to 6.25. Code = 00000, Gain of 3.75 Code = 10000, Gain of 5 (default) Code = 11111, Gain of 6.25	
0xE5	R/W	0x10	Phase Bal SW3	1	These values adjust the gain of the internal phase balance amplifiers. The nominal gain is set to 5. These registers can adjust the gain by ±25% from 3.75 to 6.25. Code = 00000, Gain of 3.75 Code = 10000, Gain of 5 (default) Code = 11111, Gain of 6.25	
0xE6	R/W	0x10	Phase Bal SW4	1	These values adjust the gain of the internal phase balance amplifiers. The nominal gain is set to 5. These registers can adjust the gain by $\pm 25\%$ from 3.75 to 6.25. Code = 00000, Gain of 3.75 Code = 10000, Gain of 5 (default) Code = 11111, Gain of 6.25	
0xE7	R/W	0x10	Phase Bal SW5	1	These values adjust the gain of the internal phase balance amplifiers. The nominal gain is set to 5. These registers can adjust the gain by $\pm 25\%$ from 3.75 to 6.25. Code = 00000, Gain of 3.75 Code = 10000, Gain of 5 (default) Code = 11111, Gain of 6.25	
0xE8	R/W	0x10	Phase Bal SW6	1	These values adjust the gain of the internal phase balance amplifiers. The nominal gain is set to 5. These registers can adjust the gain by $\pm 25\%$ from 3.75 to 6.25. Code = 00000, Gain of 3.75 Code = 10000, Gain of 5 (default) Code = 11111, Gain of 6.25	
0xEE	R/W	0x0050	VRHOT RESET LIMIT	2	This is the temperature below which the VTHOT will de-assert.	
0xEF	R/W	0x0002	VSENSE2 High Limit	2	VSENSE2 voltage high limit.	
0xF0	R/W	0x0000	VSENSE2 Low Limit	2	VSENSE2 voltage low limit.	
0xF1	R/W	0x0002	VSENSE2 FAULT Limit	2	VSENSE2 voltage FAULT limit.	
0xF5	R/W	0x0002	VMON FAULT Limit	2	VMON FAULT Limit.	

Cmd Code	R/W	Default	Description	# Byte	Comment			
0xF6	R/W	0x0002	VMON Warn Limit	2	VMON Warn Limit.			
0xF7	R/W	0x07CE	TTSENSE Gain	2	Gain information used to convert TTSENSE Voltage to temperature.			
0xF8	R/W	0x007B	TTSENSE Offset	2	Offset information used to convert TTSENSE Voltage to temperature.			
0xF9	R/W	0x00	Mask ALERT	1	Bit	Name	Description	
					7	Mask V _{OUT}	Masks any ALERT caused by bits in Status V _{OUT} Register.	
					6	Mask I _{OUT}	Masks any ALERT caused by bits in Status I _{OUT} Register.	
					5	Mask Input	Masks any ALERT caused by bits in Status Input Register.	
					4	Mask Temperature	Masks any ALERT caused by bits in Status Temperature Register.	
					3	Mask CML	Masks any ALERT caused by bits in Status CML Register.	
					2	VMON	Masks any ALERT caused by VMON exceeding its high or low limit.	
					1	VSENSE2	Masks any ALERT caused by VSENSE2 exceeding its high or low limit.	
					0	Mask POUT	Masks any ALERT caused by POUT exceeding its programmed limit.	
0xFA	R/W	0x00	Mask FAULT	1	Bit	Name	Description	
					7	Mask V _{OUT}	Masks any FAULT caused by bits in Status V _{OUT} Register.	
					6	Mask I _{OUT}	Masks any FAULT caused by bits in Status I _{OUT} Register.	
					5	Mask Input	Masks any FAULT caused by bits in Status Input Register.	
					4	Mask Temperature	Masks any FAULT caused by bits in Status Temperature Register.	
					3	Mask CML	Masks any FAULT caused by bits in Status CML Register.	
					2	VMON	Masks any FAULT caused by VMON exceeding its high or low limit.	
					1	VSENSE2	Masks any FAULT caused by VSENSE2 exceeding its high or low limit.	
					0	Mask POUT	Masks any FAULT caused by POUT exceeding its programmed limit.	
0xFB	R/W	0x00	General Status	1	Bit	Name	Description	
					7	FAULT		
					6	ALERT		
					5	POWER-GOOD	Replaced by Bit 3 of the Status Word Command.	
					4	RDY		
0xFC	R	0x00	Phase Status	1	Bit	Name	Description	
					7	Phase 6	This bit is set to 1 when Phase 6 is enabled.	
					6	Phase 5	This bit is set to 1 when Phase 5 is enabled.	
					5	Phase 4	This bit is set to 1 when Phase 4 is enabled.	
					4	Phase 3	This bit is set to 1 when Phase 3 is enabled.	
					3	Phase 2	This bit is set to 1 when Phase 2 is enabled.	

FlexMode is a trademark of Analog Devices, Inc.

semi




DATE 23 JAN 2009

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSIONS: MILLIMETERS. 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM THE TERMINAL TIP. CONDUCTOR DUPLIES TO FLIC EXPOSED
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS						
DIM	MIN	MAX					
Α	0.80	1.00					
A1	0.00	0.05					
A3	0.20 REF						
b	0.18	0.30					
D	7.00	BSC					
D1	6.75 BSC						
D2	4.95	5.25					
Е	7.00 BSC						
E1	6.75 BSC						
E2	4.95	5.25					
е	0.50 BSC						
Н		12°					
Κ	0.20						
L	0.30	0.50					
М		0.60					

SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON26683D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	LFCSP48, 7x7, 0.5P		PAGE 1 OF 1			

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>