

Silicon Carbide (SiC) Cascode JFET – EliteSiC, Power N-Channel, TOLL, 750 V, 58 mohm UJ4C075060L8S

Description


The UJ4C075060L8S is a 750 V, 58 mΩ G4 SiC FET. It is based on a unique ‘cascode’ circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device’s standard gate-drive characteristics allows use of off-the-shelf gate drivers hence requiring minimal re-design when replacing Si IGBTs, Si superjunction devices or SiC MOSFETs. Available in the space-saving H-PDSO-F8 package which enables automated assembly, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

Features

- On-resistance $R_{DS(on)}$: 58 mΩ (Typ)
- Operating Temperature: 175 °C (Max)
- Excellent Reverse Recovery: Q_{rr} = 66 nC
- Low Body Diode V_{FSD} : 1.31 V
- Low Gate Charge: Q_G = 37.8 nC
- Threshold Voltage $V_{G(th)}$: 4.8 V (Typ) Allowing 0 to 15 V Drive
- Low Intrinsic Capacitance
- ESD Protected, HBM Class 2
- H-PDSO-F8 Package for Faster Switching, Clean Gate Waveforms
- This Device is Pb-Free, Halogen Free and is RoHS Compliant


Typical Applications

- Line Rectification and Active-bridge Rectification Circuits in AC–DC Front-ends
- EV Charging
- PV Inverters
- Switch Mode Power Supplies
- Power Factor Correction Modules
- Motor Drives
- Induction Heating




H-PDSO-F8
CASE 740AA

MARKING DIAGRAM



UJ4C075060 = Specific Device Code
A = Assembly Location
YY = Year
WW = Work Week
ZZZ = Lot ID

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information on page 9 of this data sheet.

MAXIMUM RATINGS

Parameter	Symbol	Test Conditions	Value	Unit
Drain-source Voltage	V_{DS}		750	V
Gate-source Voltage	V_{GS}	DC	-20 to +20	V
		AC ($f > 1$ Hz)	-25 to +25	
Continuous Drain Current (Note 1)	I_D	$T_C = 25\text{ }^{\circ}\text{C}$	27.8	A
		$T_C = 100\text{ }^{\circ}\text{C}$	20.6	
Pulsed Drain Current (Note 2)	I_{DM}	$T_C = 25\text{ }^{\circ}\text{C}$	82	A
Single Pulsed Avalanche Energy (Note 3)	E_{AS}	$L = 15\text{ mH}$, $I_{AS} = 1.8\text{ A}$	24.3	mJ
SiC FET dv/dt Ruggedness	dv/dt	$V_{DS} \leq 500\text{ V}$	200	V/ns
Power Dissipation	P_{tot}	$T_C = 25\text{ }^{\circ}\text{C}$	155	W
Maximum Junction Temperature	$T_{J,max}$		175	$^{\circ}\text{C}$
Operating and Storage Temperature	T_J , T_{STG}		-55 to 175	$^{\circ}\text{C}$
Reflow Soldering Temperature	T_{solder}	Reflow MSL 1	260	$^{\circ}\text{C}$

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Limited by $T_{J,max}$
2. Pulse width t_p limited by $T_{J,max}$
3. Starting $T_J = 25\text{ }^{\circ}\text{C}$

THERMAL CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$		-	0.75	0.97	$^{\circ}\text{C/W}$

UJ4C075060L8S

ELECTRICAL CHARACTERISTICS (T_J = +25 °C unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
TYPICAL PERFORMANCE – STATIC						
Drain-source Breakdown Voltage	BV _{DS}	V _{GS} = 0 V, I _D = 1 mA	750	–	–	V
Total Drain Leakage Current	I _{DSS}	V _{DS} = 750 V, V _{GS} = 0 V, T _J = 25 °C	–	0.7	40	μA
		V _{DS} = 750 V, V _{GS} = 0 V, T _J = 175 °C	–	15	–	
Total Gate Leakage Current	I _{GSS}	V _{DS} = 0 V, T _J = 25 °C, V _{GS} = –20 V / +20 V	–	4.7	20	μA
Drain-source On-resistance	R _{DS(on)}	V _{GS} = 12 V, I _D = 20 A, T _J = 25 °C	–	58	74	mΩ
		V _{GS} = 12 V, I _D = 20 A, T _J = 125 °C	–	106	–	
		V _{GS} = 12 V, I _D = 20 A, T _J = 175 °C	–	147	–	
Gate Threshold Voltage	V _{G(th)}	V _{DS} = 5 V, I _D = 10 mA	4	4.8	6	V
Gate Resistance	R _G	f = 1 MHz, open drain	–	4.5	–	Ω
TYPICAL PERFORMANCE – REVERSE DIODE						
Diode Continuous Forward Current (Note 1)	I _S	T _C = 25 °C	–	–	27.8	A
Diode Pulse Current (Note 2)	I _{S,pulse}	T _C = 25 °C	–	–	82	A
Forward Voltage	V _{FSD}	V _{GS} = 0 V, I _S = 10 A, T _J = 25 °C	–	1.31	1.75	V
		V _{GS} = 0 V, I _S = 10 A, T _J = 175 °C	–	1.8	–	
Reverse Recovery Charge	Q _{rr}	V _{DS} = 400 V, I _S = 20 A, V _{GS} = 0 V, R _G = 33 Ω, di/dt = 1400 A/μs, T _J = 25 °C	–	66	–	nC
Reverse Recovery Time	t _{rr}		–	16	–	ns
Reverse Recovery Charge	Q _{rr}	V _{DS} = 400 V, I _S = 20 A, V _{GS} = 0 V, R _G = 33 Ω, di/dt = 1400 A/μs, T _J = 150 °C	–	77	–	nC
Reverse Recovery Time	t _{rr}		–	19	–	ns
TYPICAL PERFORMANCE – DYNAMIC						
Input Capacitance	C _{iss}	V _{DS} = 400 V, V _{GS} = 0 V, f = 100 kHz	–	1420	–	pF
Output Capacitance	C _{Oss}		–	41	–	
Reverse Transfer Capacitance	C _{rss}		–	2.7	–	
Effective Output Capacitance, Energy Related	C _{Oss(er)}	V _{DS} = 0 V to 400 V, V _{GS} = 0 V	–	50	–	pF
Effective Output Capacitance, Time Related	C _{Oss(tr)}	V _{DS} = 0 V to 400 V, V _{GS} = 0 V	–	94	–	pF
C _{Oss} Stored Energy	E _{Oss}	V _{DS} = 400 V, V _{GS} = 0 V	–	4	–	μJ
Total Gate Charge	Q _G	V _{DS} = 400 V, I _D = 20 A, V _{GS} = 0 V to 15 V	–	37.8	–	nC
Gate-drain Charge	Q _{GD}		–	8	–	
Gate-source Charge	Q _{GS}		–	11.8	–	
Turn-on Delay Time	t _{d(on)}	V _{DS} = 400 V, I _D = 20 A, Gate Driver = 0 V to +15 V, Turn-on R _{G,EXT} = 1 Ω, Turn-off R _{G,EXT} = 33 Ω Inductive Load, FWD: same device with V _{GS} = 0 V, R _G = 33 Ω, T _J = 25 °C (Note 4)	–	10	–	ns
Rise Time	t _r		–	27	–	
Turn-off Delay Time	t _{d(off)}		–	96	–	
Fall Time	t _f		–	11	–	
Turn-on Energy	E _{ON}		–	165	–	μJ
Turn-off Energy	E _{OFF}		–	42	–	
Total Switching Energy	E _{TOTAL}		–	207	–	
Turn-on Delay Time	t _{d(on)}	V _{DS} = 400 V, I _D = 20 A, Gate Driver = 0 V to +15 V, Turn-on R _{G,EXT} = 1 Ω, Turn-off R _{G,EXT} = 33 Ω Inductive Load, FWD: same device with V _{GS} = 0 V, R _G = 33 Ω, T _J = 150 °C (Note 4)	–	10	–	ns
Rise Time	t _r		–	30	–	
Turn-off Delay Time	t _{d(off)}		–	100	–	
Fall Time	t _f		–	12	–	
Turn-on Energy	E _{ON}		–	181	–	μJ
Turn-off Energy	E _{OFF}		–	47	–	
Total Switching Energy	E _{TOTAL}		–	228	–	

UJ4C075060L8S

ELECTRICAL CHARACTERISTICS (T_J = +25 °C unless otherwise specified) (continued)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
TYPICAL PERFORMANCE – DYNAMIC						
Turn-on Delay Time	t _{d(on)}	V _{DS} = 400 V, I _D = 20 A, Gate Driver = 0 V to +15 V, Turn-on R _{G,EXT} = 1 Ω, Turn-off R _{G,EXT} = 5 Ω Inductive Load, FWD: same device with V _{GS} = 0 V, and R _G = 5 Ω, RC snubber: R _S = 10 Ω, and C _S = 100 pF, T _J = 25 °C (Notes 5, 6)	–	12	–	ns
Rise Time	t _r		–	31	–	
Turn-off Delay Time	t _{d(off)}		–	42	–	
Fall Time	t _f		–	9	–	
Turn-on Energy Including R _S Energy	E _{ON}		–	183	–	μJ
Turn-off Energy Including R _S Energy	E _{OFF}		–	22	–	
Total Switching Energy	E _{TOTAL}		–	205	–	
Snubber R _S Energy During Turn-on	E _{RS_ON}		–	0.95	–	
Snubber R _S Energy During Turn-off	E _{RS_OFF}		–	1.41	–	
Turn-on Delay Time	t _{d(on)}	V _{DS} = 400 V, I _D = 20 A, Gate Driver = 0 V to +15 V, Turn-on R _{G,EXT} = 1 Ω, Turn-off R _{G,EXT} = 5 Ω Inductive Load, FWD: same device with V _{GS} = 0 V, and R _G = 5 Ω, RC snubber: R _S = 10 Ω, and C _S = 100 pF, T _J = 150 °C (Notes 5, 6)	–	12	–	ns
Rise Time	t _r		–	34	–	
Turn-off Delay Time	t _{d(off)}		–	47	–	
Fall Time	t _f		–	10	–	
Turn-on Energy Including R _S Energy	E _{ON}		–	207	–	μJ
Turn-off Energy Including R _S Energy	E _{OFF}		–	25	–	
Total Switching Energy	E _{TOTAL}		–	232	–	
Snubber R _S Energy During Turn-on	E _{RS_ON}		–	0.91	–	
Snubber R _S Energy During Turn-off	E _{RS_OFF}		–	1.42	–	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Measured with the half-bridge mode switching test circuit in Figure 23.

5. Measured with the chopper mode switching test circuit in Figure 24.

6. In this table, the switching energies (turn-on energy, turn-off energy and total energy) presented include the device RC snubber energy losses.

TYPICAL PERFORMANCE DIAGRAMS




Figure 1. Typical Output Characteristics
at $T_J = -55\text{ }^{\circ}\text{C}$, $t_p < 250\text{ }\mu\text{s}$




Figure 2. Typical Output Characteristics
at $T_J = 25\text{ }^{\circ}\text{C}$, $t_p < 250\text{ }\mu\text{s}$




Figure 3. Typical Output Characteristics
at $T_J = 175\text{ }^{\circ}\text{C}$, $t_p < 250\text{ }\mu\text{s}$




Figure 4. Normalized On-Resistance
vs. Temperature at $V_{GS} = 12\text{ V}$ and $I_D = 20\text{ A}$




Figure 5. Typical Drain-Source On-Resistances
at $V_{GS} = 12\text{ V}$




Figure 6. Typical Transfer Characteristics
at $V_{DS} = 5\text{ V}$

TYPICAL PERFORMANCE DIAGRAMS (continued)




Figure 7. Threshold Voltage vs. Junction Temperature at $V_{DS} = 5\text{ V}$ and $I_D = 10\text{ mA}$




Figure 8. Typical Gate Charge at $V_{DS} = 400\text{ V}$ and $I_D = 20\text{ A}$




Figure 9. 3rd Quadrant Characteristics at $T_J = -55\text{ °C}$




Figure 10. 3rd Quadrant Characteristics at $T_J = 25\text{ °C}$




Figure 11. 3rd Quadrant Characteristics at $T_J = 175\text{ °C}$




Figure 12. Typical Stored Energy in C_{OSS} at $V_{GS} = 0\text{ V}$

TYPICAL PERFORMANCE DIAGRAMS (continued)




Figure 13. Typical Capacitances at $f = 100 \text{ kHz}$ and $V_{GS} = 0 \text{ V}$




Figure 14. DC Drain Current Derating




Figure 15. Total Power Dissipation




Figure 16. Maximum Transient Thermal Impedance




Figure 17. Safe Operation Area at $T_C = 25 \text{ }^{\circ}\text{C}$, $D = 0$, Parameter t_p




Figure 18. Reverse Recovery Charge Q_{rr} vs. Junction Temperature at $V_{DS} = 400 \text{ V}$

TYPICAL PERFORMANCE DIAGRAMS (continued)




Figure 19. Clamped Inductive Switching Energy vs. Drain Current at $V_{DS} = 400\text{ V}$ and $T_J = 25\text{ }^{\circ}\text{C}$




Figure 20. Clamped Inductive Switching Turn-off Energy vs. $R_{G_EXT_OFF}$




Figure 21. Clamped Inductive Switching Turn-on Energy vs. $R_{G_EXT_ON}$




Figure 22. Clamped Inductive Switching Energy vs. Junction Temperature at $V_{DS} = 400\text{ V}$ and $I_D = 20\text{ A}$




Figure 23. Schematic of the Half-bridge Mode Switching Test Circuit. Note, a Bus RC Snubber ($R_{BS} = 2.5\text{ }\Omega$, $C_{BS} = 100\text{ nF}$) is Used to Reduce the Power Loop High Frequency Oscillations




Figure 24. Schematic of the Half-bridge Mode Switching Test Circuit with Device RC Snubbers ($R_S = 10\text{ }\Omega$, $C_S = 100\text{ pF}$) and a Bus RC Snubber ($R_{BS} = 2.5\text{ }\Omega$, $C_{BS} = 100\text{ nF}$)

APPLICATIONS INFORMATION

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is

working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.onsemi.com.

A snubber circuit with a small R_G , or gate resistor, provides better EMI suppression with higher efficiency compared to using a high R_G value. There is no extra gate delay time when using the snubber circuitry, and a small R_G will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high R_G will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high R_G , while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the **onsemi** website at www.onsemi.com.

ORDERING INFORMATION


Part Number	Marking	Package	Shipping†
UJ4C075060L8S	UJ4C075060	H-PDSO-F8 (Pb-Free, Halogen Free)	2000 / Tape and Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, [BRD8011/D](http://www.onsemi.com).

UJ4C075060L8S




REVISION HISTORY

Revision	Description of Changes	Date
D	Acquired the original Qorvo JFET Division Data Sheet and updated the main document title to comply with onsemi standards for SiC products.	1/15/2025
4	Converted the Data Sheet to onsemi format.	6/10/2025





H-PDSO-F8 9.90x10.38x2.30, 1.20P
CASE 740AA
ISSUE B

DATE 24 JUN 2025



⌀ 0.25 (M) C A B



Note:


1. Dimensioning and tolerancing as per ASME Y14.5 - 2018
2. Controlling dimension : millimeters
3. Dimensions does not include Burrs and Mold Flashes

TO-LL			
SYMBOL	Value		
	Min	Nom	Max
A	2.15	2.30	2.45
A1	1.80 REF		
b	0.65	0.80	0.90
b1	9.65	9.80	9.95
b3	1.10	1.20	1.30
c	0.40	0.50	0.60
D	10.18	10.38	10.58
D1	10.88	11.08	11.28
D2	3.15	3.30	3.45
D4	4.40	4.55	4.70
E	9.70	9.90	10.10
E1	7.95	8.10	8.25
E2	0.60	0.70	0.80
e	1.20 BSC		
H	11.48	11.68	11.88
H1	6.80	6.95	7.10
i	0.10 REF		
j1	0.46 REF		
j2	0.20 REF		
K	2.80 REF		
L	1.40	1.90	2.10
L1	0.50	0.70	0.90
L2	0.48	0.60	0.72
L3	0.30	0.70	0.80
Q	6.80 REF		
R	3.00	3.10	3.20
θ	10°		

DOCUMENT NUMBER:	98AON26704H	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	H-PDSO-F8 9.90x10.38x2.30, 1.20P	PAGE 1 OF 2

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

RECOMMENDED PCB LAND PATTERN



NOTE: LAND PATTERN AND THROUGH HOLE DIMENSIONS SERVE ONLY AS AN INITIAL GUIDE.
END-USER PCB DESIGN RULES AND TOLERANCES SHOULD ALWAYS PREVAIL.

DOCUMENT NUMBER:	98AON26704H	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	H-PDSO-F8 9.90x10.38x2.30, 1.20P	PAGE 2 OF 2

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales