

# 8-Bit Serial-In, Parallel-Out Shift Register

## 74VHC164

#### **General Description**

The VHC164 is an advanced high–speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high–speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHC164 is a high–speed 8–Bit Serial–In/Parallel–Out Shift Register. Serial data is entered through a 2–input AND gate synchronous with the LOW–to–HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register, setting all outputs LOW independent of the clock. An input protection circuit insures that 0 V to 5.5 V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5 V to 3 V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

#### **Features**

- High Speed:  $f_{MAX} = 175 \text{ MHz}$  at  $V_{CC} = 5 \text{ V}$
- Low Power Dissipation:  $I_{CC} = 4 \mu A$  (Max.) at  $T_A = 25^{\circ}C$
- High Noise Immunity:  $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (Min.)
- Power Down Protection Provided on All Inputs
- Low Noise:  $V_{OLP} = 0.8 \text{ V (Max.)}$
- Pin and Function Compatible with 74HC164
- This Device is Pb–Free, Halide Free and is RoHS Compliant

#### **Functional Description**

The VHC164 is an edge—triggered 8—bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active High Enable for data entry through the other input. An unused input must be tied HIGH.

Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into  $Q_0$  the logical AND of the two data inputs  $(A \cdot B)$  that existed before the rising clock edge. A LOW level on the Master Reset  $(\overline{MR})$  input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW.

1

#### MARKING DIAGRAM






XXXXXX = Specific Device Code A = Assembly Location

L = Wafer Lot
Y = Year
W = Work Week
= Pb-Free Package

(Note: Microdot may be in either location)

#### **CONNECTION DIAGRAM**



#### **PIN ASSIGNMENT**

Pin Names Description			
A, B	Data Inputs		
СР	Clock Pulse Input (Active Rising Edge)		
MR	Master Reset Input (Active LOW)		
Q <sub>0</sub> –Q <sub>7</sub>	Outputs		

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

#### **Logic Symbol**




Figure 1. Logic Symbol

#### **FUNCTIONAL TABLE**


Operating		Inputs	Outputs		
Mode	MR	Α	В	$Q_0$	Q <sub>1</sub> –Q <sub>7</sub>
Reset (Clear)	L	Х	Х	L	L–L
Shift	Н	L	L	L	Q <sub>0</sub> -Q <sub>6</sub>
	Н	L	Н	L	Q <sub>0</sub> –Q <sub>6</sub>
	Н	Н	L	L	Q <sub>0</sub> –Q <sub>6</sub>
	Н	Н	Н	Н	Q <sub>0</sub> –Q <sub>6</sub>

H = HIGH Voltage Levels L = LOW Voltage Levels

X = Immaterial

Q = Lower case letters indicate the state of the referenced input or output one setup time prior to the LOW–to–HIGH clock

#### **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 2. Logic Diagram

#### **MAXIMUM RATINGS**

Symbol	Para	Value	Unit	
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +6.5	V	
$V_{IN}$	DC Input Voltage		-0.5 to +6.5	V
V <sub>OUT</sub>	DC Output Voltage		-0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IN</sub>	DC Input Diode Current, per Pin		±20	mA
I <sub>OUT</sub>	DC Output Diode Current, per Pin		±25	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	±75	mA	
I <sub>IK</sub>	Input Clamp Current	-20	mA	
I <sub>OK</sub>	Output Clamp Current	±20	mA	
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C	
TL	Lead Temperature, 1 mm from Case for	10 Seconds	260	°C
TJ	Junction Temperature under Bias		+150	°C
$\theta_{JA}$	Thermal Resistance (Note 1)	150	°C/W	
$P_{D}$	Power Dissipation in Still Air at 25°C		833	mW
V <sub>ESD</sub>	ESD Withstand Voltage (Note 2)	Human Body Model	2000	V
		Charged Device Model	N/A	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Measured with minimum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51-7.
   HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.

#### 74VHC164

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter			Max	Unit
V <sub>CC</sub>	DC Supply Voltage		2.0	5.5	V
V <sub>IN</sub>	DC Input Voltage (Note 3)	0	5.5	V	
V <sub>OUT</sub>	DC Output Voltage (Note 3)	0	V <sub>CC</sub>	V	
T <sub>A</sub>	Operating Temperature		-40	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Rate	V <sub>CC</sub> = 3.0 V to 3.6 V	0	100	ns/V
		V <sub>CC</sub> = 4.5 V to 5.5 V	0	20	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

3. Unused inputs must be held HIGH or LOW. They may not float.

#### DC ELECTRICAL CHARACTERISTICS

						T <sub>A</sub> = 25°C		T <sub>A</sub> = -40°	C to +85°C	
Symbol	Parameter	Con	ditions	V <sub>CC</sub> (V)	Min	Тур	Max	Min	Max	Unit
V <sub>IH</sub>	HIGH Level			2.0	1.50	_	-	1.50	_	V
	Input Voltage			3.0-5.5	0.7 x V <sub>CC</sub>	_	_	0.7 x V <sub>CC</sub>	_	
$V_{IL}$	LOW Level			2.0	-	-	0.50	-	0.50	V
	Input Voltage			3.0-5.5	-	_	0.3 x V <sub>CC</sub>	-	0.3 x V <sub>CC</sub>	
V <sub>OH</sub>	HIGH Level	$V_{IN} = V_{IH}$	$I_{OH} = -50 \mu A$	2.0	1.9	2.0	-	1.9	_	V
	Output Voltage	or V <sub>IL</sub>		3.0	2.9	3.0	-	2.9	_	
				4.5	4.4	4.5	-	4.4	_	
			$I_{OH} = -4 \text{ mA}$	3.0	2.58	_	-	2.48	_	
			$I_{OH} = -8 \text{ mA}$	4.5	3.94	_	-	3.80	_	
V <sub>OL</sub>	LOW Level	$V_{IN} = V_{IH}$	I <sub>OL</sub> = 50 μA	2.0	-	0.0	0.1	-	0.1	V
	Output Voltage	or V <sub>IL</sub>		3.0	-	0.0	0.1	-	0.1	
				4.5	-	0.0	0.1	-	0.1	
			I <sub>OL</sub> = 4 mA	3.0	-	-	0.36	-	0.44	
			I <sub>OL</sub> = 8 mA	4.5	-	-	0.36	-	0.44	
I <sub>IN</sub>	Input Leakage Current	V <sub>IN</sub> = 5.5 V or GND		0–5.5	-	-	±0.1	-	±1.0	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$V_{IN} = V_{CC}$	or GND	5.5	-	-	4.0	_	40.0	μΑ

#### **NOISE CHARACTERISTICS**

				T <sub>A</sub> = 25°C		
Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Тур	Limits	Unit
V <sub>OLP</sub> (Note 4)	Quiet Output Maximum Dynamic V <sub>OL</sub>	C <sub>L</sub> = 50 pF	5.0	0.5	0.8	V
V <sub>OLV</sub> (Note 4)	Quiet Output Minimum Dynamic V <sub>OL</sub>	C <sub>L</sub> = 50 pF	5.0	-0.5	-0.8	V
V <sub>IHD</sub> (Note 4)	Minimum HIGH Level Dynamic Input Voltage	C <sub>L</sub> = 50 pF	5.0	-	3.5	V
V <sub>ILD</sub> (Note 4)	Maximum LOW Level Dynamic Input Voltage	C <sub>L</sub> = 50 pF	5.0	-	1.5	V

<sup>4.</sup> Parameter guaranteed by design.

#### 74VHC164

#### **AC ELECTRICAL CHARACTERISTICS**

					T <sub>A</sub> = 25°C		$T_A = -40^{\circ}$	C to +85°C	
Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Тур	Max	Min	Max	Unit
f <sub>MAX</sub>	Maximum Clock	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega$	3.3 ±0.3	80	125	-	65	_	MHz
	Frequency	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$		50	75	-	45	_	
		$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega$	5.0 ±0.5	125	175	-	105	_	
		$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$		85	115	-	75	_	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega$	3.3 ±0.3	_	8.4	12.8	1.0	15.0	ns
	Delay Time (CP-Q <sub>n</sub> )	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$		_	10.9	16.3	1.0	18.5	
		$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega$	5.0 ±0.5	_	5.8	9.0	1.0	10.5	
		$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$		_	7.3	11.0	1.0	12.5	
t <sub>PHL</sub>	Propagation	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega$	3.3 ±0.3	_	8.3	12.8	1.0	15.0	ns
	Delay Time (MR–Q <sub>n</sub> )	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$		_	10.8	16.3	1.0	18.5	
		$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega$	5.0 ±0.5	_	5.2	8.6	1.0	10.0	
		$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$		_	6.7	10.6	1.0	12.0	
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = Open		-	4	10	-	10	pF
C <sub>PD</sub>	Power Dissipation Capacitance	(Note 5)		-	76	-	-	-	pF

<sup>5.</sup> C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation:  $I_{CC} (opr.) = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}.$ 

#### **AC OPERATING REQUIREMENTS**

			T <sub>A</sub> = 25°C		T <sub>A</sub> = -40°C to +85°C	
Symbol	Parameter	V <sub>CC</sub> (V)	Тур	Guarantee	ed Minimum	Unit
t <sub>W</sub> (L),	Minimum Pulse Width (CP)	3.3	-	5.0	5.0	ns
t <sub>W</sub> (H)		5.0	_	5.0	5.0	
t <sub>W</sub> (L)	Minimum Pulse Width (MR)	3.3	_	5.0	5.0	ns
		5.0	_	5.0	5.0	
t <sub>S</sub>	Minimum Setup Time	3.3	-	5.0	6.0	ns
		5.0	_	4.5	4.5	
t <sub>H</sub>	Minimum Hold Time	3.3	-	0.0	0.0	ns
		5.0	-	1.0	1.0	
t <sub>REC</sub>	Minimum Removal Time (MR)	3.3	-	2.5	2.5	ns
		5.0		2.5	2.5	

<sup>6.</sup>  $V_{CC}$  is 3.3 ±0.3 V or 5.0 ±0.5 V


### **ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
74VHC164MTCX	VHC 164	TSSOP-14 (Pb-Free, Halide Free)	2500 Units / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

**DATE 17 FEB 2016** 





- NOTES.

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSION A DOES NOT INCLUDE MOLD
- FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  DIMENSION B DOES NOT INCLUDE
- INTERLEAD FLASH OR PROTRUSION.
  INTERLEAD FLASH OR PROTRUSION SHALL
- INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

  DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

  TERMINAL NUMBERS ARE SHOWN FOR DEEEDENIC OMITY.
- REFERENCE ONLY.
  DIMENSION A AND B ARE TO BE
- DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.50	0.60	0.020	0.024	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40	BSC	0.252 BSC		
М	0°	8 °	0 °	8 °	

#### **GENERIC MARKING DIAGRAM\***



= Assembly Location

L = Wafer Lot = Year

= Work Week W = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

#### **RECOMMENDED SOLDERING FOOTPRINT\***

<b>-</b>	7.06
1	
	-
	U 0.65 PITCH
<b>↓</b> □	The state of the s
14X 0.36	<del></del>
0.36 - 1.26	DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASH70246A	Electronic versions are uncontrolled except when accessed directly from the Document Repo Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSSOP-14 WB		PAGE 1 OF 1		

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales