





JN Semiconductor®

To kara more about Old Semiconductor, please visit our website at

Please note. As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



October 1996 Revised June 2005

74VCX16244

Low Voltage 16-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs

General Description

The VCX16244 contains sixteen non-inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver. The device is nibble (4-bit) controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

The 74VCX16244 is designed for low voltage (1.2V to 3.6V) $\rm V_{CC}$ applications with I/O capability up to 3.6V.

The 74VCX16244 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.2V to 3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- t_{PD}

2.5 ns max for 3.0V to 3 VC

- Power-off high im, lance in, s an uts
- Supports live sertic and with awai (Note 1)

+24 °\ ~

- U. pro, stary ne J/EMI reduction circuitry
- Latc. ppe rmance exceeds 300 mA
- ESD p ¬rmance·

Human body model > 2000V

Machine n ocle! > 200V

■ Also packaged in plastic Fine-Pitch Eall Grid Array (FEGA)

Lette 1. To ensure the high impedance state during power up or power dawn, \overline{OE} should be tied to V_{CC} "hough" pull-up resistor; the minimum value of the resistor is determine. by the current-sourcing capability of the


Ord ing That

1 _			
I	Ο.	r Number	ackage Number Package Description
╮	·VC	3245	BGA54A 54-Pall Fine-Pitch Ba. Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
1	(. e	e 2, 1 rte 3)	(2) av xx.
7	74	X16244M7D	MTD48 /- 8-Lead Tr. in Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
	ء، "	: 3)	

Note 2: O. de ring Code "G" ind. rates Tay.


Note 3: Nevices also available in Tape and Keel. Specify by appending the suffix letter "X" to the ordering code.


Logic Symbol



Connection Diagrams

Pin Assignment for TSSOP





(Top Thru View)

Pin Descriptions

Pin Names	Description
OE _n	Output Enable Input (Active LOW)
I ₀ -I ₁₅	Inputs
I ₀ –I ₁₅ O ₀ –O ₁₅	Outputs
NC	No Connect

FBGA Pin Assignments

	1	2	3	4	5	6
Α	O ₀	NC	ŌE ₁	Œ ₂	NC	0
В	O ₂	O ₁		NC.		l ₂
С	O ₄	02	_/ _	CC		l ₄
D	O ₆	O ₅	GNL	GNP	I ₅	6
E	O ₈	O ₇	ND	اله أ	17	18 18
F	3	6ر	O	GND	lg	I ₁₀
	0, 7		CC	v cc	I ₁₁	I ₁₂
		O ₁₃	NC	NC	I ₁₃	I ₁₄
J	O ₁₅	NC	ÖE₄	ŌE ₃	N.?	115

Tru : Tables

Inputs	O n o uts
OE ₁ 0-13	0 ₀ -0 ₃
70 70	L
L	Н
н х	Z

Unp	outs	Outputs
\overline{OE}_3	I ₈ -I ₁₁	O ₈ -O ₁₁
L	L	L
L	Н	Н
Н	Χ	Z

Inp	outs	Outputs
OE ₂	I ₄ -I ₇	O ₄ -O ₇
L	L	L
L	Н	Н
Н	Χ	Z

Inp	outs	Outputs
ŌE₄	I ₁₂ -I ₁₅	O ₁₂ -O ₁₅
L	L	L
L	Н	Н
н	X	Z


H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial (HIGH or LOW, inputs may not float)
Z = High Impedance

Functional Description

The 74VCX16244 contains sixteen non-inverting buffers with 3-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of each other. The control pins may be shorted together to obtain full 16-bit operation. The 3-STATE out-

 $\underline{\text{puts}}$ are controlled by an Output Enable $(\overline{\text{OE}}_n)$ input. When $\overline{\text{OE}}_n$ is LOW, the outputs are in the 2-state mode. When $\overline{\text{OE}}_n$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the inputs.

Logic Diagram



Absolute Maximum Ratings(Note 4)

Supply Voltage (V_{CC}) -0.5V to +4.6V DC Input Voltage (V_I) -0.5V to +4.6V

Output Voltage (V_O)

Outputs 3-STATED -0.5V to +4.6VOutputs Active (Note 5) -0.5V to V_{CC} +0.5V

DC Input Diode Current (I_{IK}) $V_I < 0V$

DC Output Diode Current (I_{OK})

 $V_O < 0V$ -50 mA $V_O > V_{CC}$ +50 mA

DC Output Source/Sink Current

 (I_{OH}/I_{OL}) ±50 mA

DC V_{CC} or GND Current per

Supply Pin (I_{CC} or GND) ± 100 mA

Storage Temperature Range (T_{STG}) $-65^{\circ}C$ to $+150^{\circ}C$

Recommended Operating Conditions (Note 6)

Power Supply

-50 mA

Operating 1.2V to 3.6V Input Voltage -0.3V to +3.6V

Output Voltage (V_O)

 $\begin{array}{ll} \mbox{Output in Active States} & 0.0\mbox{V to V}_{\mbox{CC}} \\ \mbox{Output in 3-State} & 0.0\mbox{V to 3.6V} \\ \end{array}$

Output Current in I_{OH}/I_{OL}

 $V_{CC} = 3.0 \text{V to } 3.6 \text{V}$ 24 mA

 $V_{CC} = 2.3V \text{ to } 2.7V$ 3 mA

 V_{CC} = 1.65V to 2.3V \rightarrow mA V_{CC} = 1.4V to 1.6V \pm 2 m/s

 $V_{CC} = 1.2V$ ±100 μ

Free Air Opera' g Temp ture \ -40°C tc +55°C

Minimum ' out L e Rate ('\(\Delta V \)

 $V_{M} = 0.8$ 7 2.0 V_{CC} .0V 10 ns/V

Note 'hso Maxim..... ratings an thise values beyond which e sa. or cannot be gur rante et. The device shill not be rated these ... The parametric values defined in the Electrical Cocter. tables are not gualunteed at the Abrollon a value mended operating Conditions that will define the conditions.

Note 5: 10 Absolute N'aximum Rating must le observed.

DC Electrical Char ris cs

Symbol	Para 'er	Conditions	V _{CC}	Min	Max	Units
V _{IH}	HIGF evel Input Volta		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		
			1.65 - 2.3	$0.65 \times V_{CC}$		V
		OBILLI	1.4 - 1.6	0.65 × V _{CC}		
		20. VA	1.2	0.65 x V _{CC}		
	Level Input Valuage	0 7/7	2.7 - 3.6		0.8	
	TIGNICK		2.3 - 2.7		0.7	
	13 25		1.65 - 2.3		$0.35 \times V_{CC}$	V
		47.	1.4 - 1.6		$0.35 \times V_{CC}$	
الديا			1.2		0.05 x V _{CC}	
V _{O(1}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7 - 3.6	V _{CC} - 0.2		
	2	$I_{OH} = -12 \text{ mA}$	2.7	2.2		
	.00	$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
	2	$I_{OH} = -100 \mu A$	2.3 - 2.7	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		
		I _{OH} = -12 mA	2.3	1.8		V
		I _{OH} = -18 mA	2.3	1.7		
		$I_{OH} = -100 \mu A$	1.65 - 2.3	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		
		$I_{OH} = -100 \mu A$	1.4 - 1.6	V _{CC} - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.4	1.05		
		$I_{OH} = -100 \mu A$	1.2	V _{CC} - 0.2		
1						

DC Electrical Characteristics (Continued)

$\begin{array}{ c c c c c c }\hline V_{OL} & LOW \ Level \ Output \ Voltage & I_{OL} = 100\ \mu A & 2.7 - 3.6 & 0.2 \\ I_{OL} = 12\ mA & 2.7 & 0.4 \\ I_{OL} = 18\ mA & 3.0 & 0.4 \\ I_{OL} = 24\ mA & 3.0 & 0.55 \\ \hline I_{OL} = 100\ \mu A & 2.3 - 2.7 & 0.2 \\ I_{OL} = 100\ \mu A & 2.3 - 2.7 & 0.2 \\ I_{OL} = 12\ mA & 2.3 & 0.4 \\ I_{OL} = 18\ mA & 2.3 & 0.6 \\ \hline I_{OL} = 100\ \mu A & 1.65 - 2.3 & 0.1 \\ I_{OL} = 100\ \mu A & 1.65 - 2.3 & 0.1 \\ I_{OL} = 100\ \mu A & 1.4 - 1.6 & 2.1 \\ I_{OL} = 2\ mA & 1.4 & 0.35 \\ \hline I_{OL} = 100\ \mu A & 1.2 & 0.1 \\ \hline I_{$	Symbol	Parameter	Conditions	V _{CC}	Min	Max	Units
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7 - 3.6		0.2	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			I _{OL} = 12 mA	2.7		0.4	
$\begin{array}{ c c c c c c c c c }\hline I_{OL} = 100 \ \mu A & 2.3 - 2.7 & 0.2 \\ I_{OL} = 12 \ mA & 2.3 & 0.4 \\ I_{OL} = 18 \ mA & 2.3 & 0.6 \\ \hline I_{OL} = 100 \ \mu A & 1.65 - 2.3 & 0 \\ I_{OL} = 100 \ \mu A & 1.65 - 2.3 & 0 \\ I_{OL} = 6 \ mA & 1.65 & 0.3 \\ \hline I_{OL} = 100 \ \mu A & 1.4 - 1.6 & 2 \\ I_{OL} = 2 \ mA & 1.4 & 0.35 \\ \hline I_{OL} = 100 \ \mu A & 1.2 & 0 \\ \hline I_{OL} = 100 \ \mu A & 1.2 & 0 \\ \hline I_{OL} = 100 \ \mu A & 1.3.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.2 & 0 \\ \hline I_{OL} = 100 \ \mu A & 1.2 & 0 \\ \hline I_{OL} = 100 \ \mu A & 1.2 & 0 \\ \hline I_{OL} = 100 \ \mu A & 1.2 & 0 \\ \hline I_{OL} = 100 \ \mu A & 1.3.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.3.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.3.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.3.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.3.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.3.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.3.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.3.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.3.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.3.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.3.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.3.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.3.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.3.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.3.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.3.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.3.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.4 & -1.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.4 & -1.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.4 & -1.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.4 & -1.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.4 & -1.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.4 & -1.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.4 & -1.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.4 & -1.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.4 & -1.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.4 & -1.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.4 & -1.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.4 & -1.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.4 & -1.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.4 & -1.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 \ \mu A & 1.4 & -1.6 & -5.0 & \mu A \\ \hline I_{OL} = 100 $			I _{OL} = 18 mA	3.0		0.4	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			I _{OL} = 24 mA	3.0		0.55	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			I _{OL} = 100 μA	2.3 - 2.7		0.2	•
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			I _{OL} = 12 mA	2.3		0.4	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			I _{OL} = 18 mA	2.3		0.6	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			I _{OL} = 100 μA	1.65 - 2.3		0	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			I _{OL} = 6 mA	1.65		0.3	
$\begin{array}{ c c c c c c c c c }\hline & & & & & & & & & & & & & & & & & & &$			I _{OL} = 100 μA	1.4 - 1.6		2	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			I _{OL} = 2 mA	1.4		0.35	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$			I _{OL} = 100 μA	1.2		0,	<i>. . . .</i>
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	I	Input Leakage Current	$0 \le V_1 \le 3.6V$	1 3.6		_5.0	1.A
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I _{OZ}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$			±10 m	
ICC Quiescent Supply Current V _I = V _{CC} or GND			$V_I = V_{IH}$ or V_{IL}	.2 - 3		110.5	μA
The state of the s	I _{OFF} I	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$			10.0	μА
$V_{00} \le (V_1, V_0)$ y (Note 12-36 +20.5)	I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND			20.0	
1.2 0.0 1 ±20 0			$V_{CC} \le (V_I, V_C)$ ov (Note	1.2 - 3.6		±20.0	μλ
ΔI _{CC} Increase in I _{CC} per Input V _{IH} = V _{CC} oV 2.7 - 3.5	ΔI_{CC}	Increase in I _{CC} per Input	V _{IH} = V _{CC} .oV	2.7 - 3.3		C'50	AL

Note 7: Outputs disabled or 3-STATE only.

AC Electrical Characterist.

Symbol	Parameter	Conditions	V _C r. [v)	T _Δ = -40°(Min	C tc +85 C	Units	Figure Number
t _{PHL}	Propagation Delc	(30 pF, R _L - 5000)	3.3 ± 0.3	0.5	2.5		Eiguroo
t _{PLH}			2.5 ± 0.2	10	3.0		Figures 1, 2
		7.0	1.8 _ 0. 5	1.5	6.0	ns	,
		$c_L = 15 \text{ p.f.}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	12.0		Figures
		1, 91, 1	1.2	1.5	30.0		5, 6
tp2	Time	$C_L = 30 \text{f} \text{F}, R_L = 500 \Omega$	3.3 ± 0.3	0.8	3.5		Eiguroo
t _{PZH}			2.5 ± 0.2	1.0	4.1		Figures 1, 3, 4
			1.8 ± 0.15	1.5	8.2	ns	
	15.5	$C_L = 15 \text{ pT}, R_L + 2k\Omega$	1.5 ± 0.1	1.0	16.4		Figures
		- 10	1.2	1.5	41.0		5, 7, 8
	Cutput Disable Time	$C_1 = 30 \text{ pF, } R_L = 500\Omega$	3.3 ± 0.3	0.8	3.5		Fi
t _{PHZ}	0000		2.5 ± 0.2	1.0	3.8		Figures 1, 3, 4
~N	, , ,	<u></u>	1.8 ± 0.15	1.5	6.8	ns	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	13.6		Figures
י ע			1.2	1.5	34.0		5, 7, 8
toshl	Output to Cutp it Skew	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3		0.5		
toslh	(Note 9)		2.5 ± 0.2		0.5		
	•		1.8 ± 0.15		0.75	ns	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1		1.5		
			1.2		1.5		

Note 8: For $C_L = 50_P F$, add approximately 300 ps to the AC maximum specification.

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).


Dynamic Switching Characteristics

Symbol	Parameter	Conditions	(V)	T _A = +25°C	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V _{OHV}	Quiet Output Dynamic Valley VOH	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1-	
			2.5	1.9	V
			3.3	2.2	

Capacitance

Symbol
C _{IN}
C _{OUT}
C _{PD}

AC Loading and Waveforms (V $_{CC}$ 3.3V \pm 0.3V to 1.8V \pm 0.15V)



TEST	SWITCH
t_{PLH},t_{PHL}	Open
t_{PZL} , t_{PLZ}	6V at V_{CC} = 3.3 \pm 0.3V; V_{CC} x 2 at V_{CC} = 2.5 \pm 0.2V; 1.8V \pm 0.15V
t _{PZH} , t _{PHZ}	GND

FIGURE 1. AC Test Circuit





FIGURE 2. Wav for i parting at a Non-Invections




FIC TE 3. ? [ATE Ou or High Enable and Disable (imea for Low Voltage Logic



Fl 3URE 1.3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V _{CC}			
2	3.3V ± 0.3V	2.5V ± 0.2V	1.8V ± 0.15V	
V _{mi}	1.5V	V _{CC} /2	V _{CC} /2	
V _{mo}	1.5V	V _{CC} /2	V _{CC} /2	
V _X	V _{OL} +0.3V	V _{OL} +0.15V	V _{OL} +0.15V	
V _Y	V _{OH} -0.3V	V _{OH} -0.15V	V _{OH} -0.15V	

AC Loading and Waveforms (V $_{CC}$ 1.5 \pm 0.1V to 1.2V)



TEST	SWITCH	
t _{PLH} , t _{PHL}	Open	
t_{PZL}, t_{PLZ}	V_{CC} x 2 at V_{CC} = 1.5 \pm 0.1 $^{\lor}$	
t_{PZH},t_{PHZ}	GND	

FIGURE 5. AC Test Circuit



FIGURE 6. W. Yor. verting a d No.-Inverting Functions



7. 3-5، ATE Output الزير Enable and Disable Times for Low Voltage Logic







FIGURE 8 3 STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V _{CC}	
Cymbol	1.5V ± 0.1V	
V _{mi}	V _{CC} /2	
V _{mo}	V _{CC} /2	
V _X	V _{OL} + 0.1V	
V _Y	V _{OH} – 0.1V	



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 12.50±0.10 0.40 TYP -B-8.10 4.05 O.2 C B A ALL LEAD TIPS









· BOTI DI GAGE PLANE 0.25 SEATING PLANE

DETAIL A

- JEDEC RESISTRA. ON E 4/5%.
 DIMENSIONS ARE IN VILLI LETERS.
 - DIMENSIONS 'R' EXCLUSIVE OF BU'RS, MOLE-AND THE TAR 'X INCLIONS.

 D. DIMENSION' AND TOLERANC'S PER ANSI Y14.5M

MID48REYO

4'J-Load Thir. Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

PIN #1 IDENT.

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com



ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns me rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative