onsemi

MARKING

Inputs 74LCX74

General Description


The LCX74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, \overline{Q}) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.


Asynchronous Inputs:

- LOW input to \overline{S}_D (Set) sets Q to HIGH level
- LOW input to \overline{C}_D (Clear) sets Q to LOW level
- Clear and Set are independent of clock
- Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Q and \overline{Q} HIGH

Features

- 5 V Tolerant Inputs
- 1.65 V 5.5 V V_{CC} Specifications Provided
- 7.0 ns t_{PD} Max. ($V_{CC} = 3.3$ V)
- 10 µA I_{CC} Max.
- Power Down High Impedance Inputs and Outputs
- ± 24 mA Output Drive (V_{CC} = 3.0 V)
- Implements Proprietary Noise/EMI Reduction Circuitry
- Latch-up Performance Exceeds JEDEC 78 Conditions
- ESD Performance:
 - Human Body Model > 2000 V
- These Devices are Pb-Free, Halide Free and are RoHS Compliant





- XXXXX = Specific Device Code Z = Assembly Plant Code
- Z = Assembly Plant Code XY = Date Code (Year & Week)
- KK = Lot Run Traceability Code



⁼ Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information on page 9 of this data sheet.

Connection Diagrams




Figure 1. Pin Assignment for TSSOP





Figure 2. Pin Assignment for DQFN

PIN DESCRIPTION

Pin Names	Description
D ₁ , D ₂	Data Inputs
CP ₁ , CP ₂	Clock Pulse Inputs
$\overline{C}_{D1}, \overline{C}_{D2}$	Direct Clear Inputs
S _{D1} , S _{D2}	Direct Set Inputs
$Q_1, \overline{Q}_1, Q_2, \overline{Q}_2$	Outputs
DAP	No Connect

1. DAP (Die Attach Pad)

Logic Symbols






Figure 3. Logic Symbols

TRUTH TABLE (Each Half)

Input				Out	outs
SD	CD	СР	D	Q	Q
L	Н	Х	Х	Н	L
Н	L	Х	Х	L	Н
L	L	Х	Х	Н	Н
Н	Н	Υ	Н	Н	L
Н	Н	~	L	L	Н
Н	Н	L	Х	Q ₀	\overline{Q}_0

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

= LOW-to-HIGH Clock Transition

 $\mathsf{Q}_0 \; (\overline{\mathsf{Q}}_0)$ = Previous Q $(\overline{\mathsf{Q}})$ before LOW-to-HIGH Transition of Clock

MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC}	DC Supply Voltage	-0.5 to +6.5	V	
VI	DC Input Voltage (Note 2)	-0.5 to +6.5	V	
Vo	DC Output Voltage (Note 2)	Active-Mode (High or Low State)	–0.5 to V _{CC} + 0.5	V
		Tri-State Mode	-0.5 to +6.5	
		Power-Down Mode ($V_{CC} = 0 V$)	-0.5 to +6.5	
I _{IK}	DC Input Diode Current V _I < GND		-50	mA
I _{OK}	DC Output Diode Current V _O < GND	-50	mA	
Ι _Ο	DC Output Source/Sink Current	±50	mA	
I _{CC} or I _{GND}	DC Supply Current per Supply Pin or Gr	±100	mA	
T _{STG}	Storage Temperature Range	-65 to +150	°C	
TL	Lead Temperature, 1 mm from Case for	260	°C	
TJ	Junction Temperature under Bias		+150	°C
θ_{JA}	Thermal Resistance (Note 2)	QFN14	130	°C/W
		TSSOP-14	150	
PD	Power Dissipation in Still Air at 125°C	QFN14	962	mW
		TSSOP-14	833	
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V–0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage (Note 4)	Human Body Model	2000	V
		Charged Device Model	N/A	1

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

2. I_O absolute maximum rating must be observed.

 Measured with minimum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51–7.
HBM tested to EIA / JESD22–A114–A. CDM tested to JESD22–C101–A. JEDEC recommends that ESD qualification to EIA/JESD22–A115A (Machine Model) be discontinued.

RECOMMENDED OPERATING CONDITIONS

Symbol	P	arameter	Min	Тур	Max	Unit
V _{CC}	Supply Voltage	Operating	1.65	2.5, 3.3	5.5	V
		Data Retention Only	1.5	2.5, 3.3	5.5	
VI	Digital Input Voltage		0	-	5.5	V
V _O	Output Voltage	Active Mode (High or Low State)	0	-	V _{CC}	V
		Tri-State Mode	0	-	5.5	
		Power Down Mode ($V_{CC} = 0 V$)	0	-	5.5	1
T _A	Operating Free-Air Temperature		-40	-	+125	°C
t _r , t _f	Input Rise or Fall Rate	$V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$	0	-	20	nS/V
		V_{CC} = 2.3 V to 2.7 V	0	-	20	1
		V_{IN} from 0.8 V to 2.0 V, V_{CC} = 3.0 V	0	-	10]
		V_{CC} = 4.5 V to 5.5 V	0	-	5	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

5. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL	CHARACTERISTICS
---------------	-----------------

				$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		T _A = -40°C to +125°C		
Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Min	Мах	Unit
V _{IH}	HIGH Level Input Voltage		1.65 – 1.95	0.65 x V _{CC}	-	0.65 x V _{CC}	-	V
			2.3 – 2.7	1.7	-	1.7	_	
			3.0 - 3.6	2.0	-	2.0	-	
			4.5 – 5.5	0.70 x V _{CC}	-	0.70 x V _{CC}	-	
V _{IL}	LOW Level Input Voltage		1.65 – 1.95	-	0.35 x V _{CC}	-	0.35 x V _{CC}	V
			2.3 – 2.7	-	0.7	_	0.7	
			3.0 - 3.6	-	0.8	_	0.8	
			4.5 – 5.5	-	0.30 x V _{CC}	-	0.30 x V _{CC}	
V _{OH}	High-Level Output Voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$	1 65 to 5 5	V 04		V od		V
		I _{OH} = –100 μA I _{OH} = –4 mA	1.65 to 5.5 1.65	V _{CC} – 0.1 1.29	_	V _{CC} – 0.1 1.29	_	
		$I_{OH} = -8 \text{ mA}$	2.3	1.8	_	1.8	_	
		$I_{OH} = -12 \text{ mA}$	2.7	2.2	_	2.2	_	
		$I_{OH} = -16 \text{ mA}$	3.0	2.4	_	2.4	_	
		I _{OH} = -24 mA	3.0	2.2	-	2.2	_	
		I _{OH} = -32 mA	4.5	3.7	-	3.7	-	
V _{OL}	Low-Level Output Voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$						V
		I _{OL} = 100 μA	1.65 to 5.5	-	0.1	-	0.1	
		$I_{OL} = 4 \text{ mA}$	1.65	-	0.24	-	0.24	
		I _{OL} = 8 mA	2.3	-	0.3	-	0.3	
		I _{OL} = 12 mA	2.7	-	0.4	-	0.4	
		I _{OL} = 16 mA	3.0	-	0.4	-	0.4	
		I _{OL} = 24 mA	3.0	-	0.55	-	0.55	
		I _{OL} = 32 mA	4.5	-	0.6	-	0.6	
I	Input Leakage Current	$V_{I} = 0$ to 5.5 V	3.6	-	±5.0	_	±5.0	μA
I _{OFF}	Power Off Leakage Current	$V_{I} = 5.5 V \text{ or}$ $V_{O} = 5.5 V$	0	-	10	-	10	μA
I _{CC}	Quiescent Supply Current	$V_{I} = 5.5 \text{ V or GND}$	3.6	-	10	-	10	μΑ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6 V$	2.3 to 3.6	-	500	-	500	μA

AC ELECTRICAL CHARACTERISTICS

				T _A = -40°C	C to +85°C	$T_A = -40^{\circ}C$	to +125°C	
Symbol	Parameter	Test Condition	V _{CC} (V)	Min	Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Propagation Delay,	Waveform 1	1.65 to 1.95	_	12.5	-	12.5	ns
	CP_n to $(Q_n \text{ or } \overline{Q}_n)$		2.3 to 2.7	-	8.4	-	8.4	
			2.7	-	8.0	-	8.0	
			3.0 to 3.6	-	7.0	-	7.0	
			4.5 to 5.5	-	5.0	-	5.0	
t _{PLH} , t _{PHL}	Propagation Delay, (\overline{S}_{Dn} or \overline{C}_{Dn}) to (Q_n or \overline{Q}_n)	Waveform 2	1.65 to 1.95	-	12.5	-	12.5	ns
	$(S_{Dn} \text{ or } C_{Dn})$ to $(Q_n \text{ or } Q_n)$		2.3 to 2.7	-	8.4	-	8.4	
			2.7	-	8.0	-	8.0	
			3.0 to 3.6	-	7.0	-	7.0	
			4.5 to 5.5	-	5.0	-	5.0	

74LCX74

				T _A = −40°C to +85°C		T _A = -40°C to +125°C		
Symbol	Parameter	Test Condition	V _{CC} (V)	Min	Max	Min	Max	Unit
f _{max}	Clock Pulse Frequency	Waveform 1	1.65 to 1.95	90	-	90	-	MHz
			2.3 to 2.7	150	-	150	-	
			2.7	150	-	150	-	
			3.0 to 3.6	150	-	150	-	
			4.5 to 5.5	150	-	150	-	
ts	Setup Time	Waveform 1	1.65 to 1.95	4.0	-	4.0	-	ns
			2.3 to 2.7	4.0	_	4.0	-	
			2.7	2.5	_	2.5	_	
			3.0 to 3.6	2.5	-	2.5	-	
			4.5 to 5.5	2.5	-	2.5	-	
t _h	Hold Time	Waveform 1	1.65 to 1.95	2.0	-	2.0	-	ns
			2.3 to 2.7	2.0	-	2.0	-	
			2.7	1.5	-	1.5	-	
			3.0 to 3.6	1.5	-	1.5	-	
			4.5 to 5.5	1.5	-	1.5	-	
t _W	Pulse Width, CPn	Waveform 4	1.65 to 1.95	4.0	-	4.0	-	ns
			2.3 to 2.7	4.0	-	4.0	-	
			2.7	3.3	-	3.3	-	
			3.0 to 3.6	3.3	_	3.3	_	
			4.5 to 5.5	3.3	_	3.3	-	
	Pulse Width, $\overline{S_{Dn}}$ or $\overline{C_{Dn}}$	Waveform 4	1.65 to 1.95	4.0	-	4.0	-	ns
			2.3 to 2.7	4.0	-	4.0	-	
			2.7	3.6	-	3.6	-	
			3.0 to 3.6	3.3	-	3.3	-	
			4.5 to 5.5	3.3	-	3.3	-	
t _{rec}	Recovery Time	Waveform 3	1.65 to 1.95	4.5	-	4.5	-	ns
			2.3 to 2.7	4.5	-	4.5	-	
			2.7	3.0	-	3.0	-	
			3.0 to 3.6	2.5	-	2.5	-	
			4.5 to 5.5	2.5	-	2.5	-	
t _{OSHL} ,	Output to Output Skew	1	1.65 to 1.95	_	-	-	-	ns
t _{OSLH}			2.3 to 2.7	-	-	-	-	
			2.7	-	-	-	-	
			3.0 to 3.6	-	1.0	-	1.0	
			4.5 to 5.5	_	_	_	_	

AC ELECTRICAL CHARACTERISTICS (continued)

6. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

74LCX74


DYNAMIC SWITCHING CHARACTERISTICS

				T _A = +25°C	
Symbol	Parameter	Condition	V _{CC} (V)	Тур	Unit
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF}, \text{ V}_{IH} = 3.3 \text{ V}, \text{ V}_{IL} = 0 \text{ V}$	3.3	0.8	V
		$C_L = 30 \text{ pF}, \text{ V}_{IH} = 2.5 \text{ V}, \text{ V}_{IL} = 0 \text{ V}$	2.5	0.6	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	C_L = 50 pF, V_{IH} = 3.3 V, V_{IL} = 0 V	3.3	-0.8	V
		$C_L = 30 \text{ pF}, \text{ V}_{IH} = 2.5 \text{ V}, \text{ V}_{IL} = 0 \text{ V}$	2.5	-0.6	

CAPACITANCE

Symbol	Parameter	Condition	Тур	Unit
C _{IN}	Input Capacitance	V_{CC} = Open, V_{I} = 0 V or V_{CC}	7	pF
C _{OUT}	Output Capacitance	V_{CC} = 3.3 V, V_{I} = 0 V or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	V_{CC} = 3.3 V, V_{I} = 0 V or V_{CC},f = 10 MHz	25	pF


AC Loading and Waveforms (Generic for LCX Family)




 $f = 1 MHz, t_W = 500 ns$

Test	Switch Position
t _{PLH} / t _{PHL}	Open
t _{PLZ} / t _{PZL}	V _{LOAD}
t _{PHZ} / t _{PZH}	GND

Figure	4.	Test	Circ	uit
--------	----	------	------	-----









WAVEFORM 2 – PROPAGATION DELAYS $t_R = t_F = 2.5 \text{ ns}, 10\% \text{ to } 90\%; \text{ f} = 1 \text{ MHz}; t_W = 500 \text{ ns}$

74LCX74





WAVEFORM 4 – PULSE WIDTH

Vm

 t_R = t_F = 2.5 ns (or fast as required) from 10% to 90%; Output requirements: V_{OL} \leq 0.8 V, V_{OH} \geq 2.0 V

Vm

- 0 V

V _{CC} , V	R_{L}, Ω	C _L , pF	V _{LOAD}	V _m , V	V _Y , V
1.65 to 1.95	500	30	2 x V _{CC}	V _{CC} / 2	0.15
2.3 to 2.7	500	30	2 x V _{CC}	V _{CC} / 2	0.15
2.7	500	50	6 V	1.5	0.3
3.0 to 3.6	500	50	6 V	1.5	0.3
4.5 to 5.5	500	50	2 x V _{CC}	V _{CC} / 2	0.3

Figure 5. Waveforms

Schematic Diagram (Generic for LCX Family)




Figure 6. Schematic Diagram

ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
74LCX74MTCX	LCX 74	TSSOP-14 (Pb-Free, Halide Free)	2500 Units / Tape & Reel
74LCX74BQX	LCX74	QFN14 (Pb-Free, Halide Free)	3000 Units / Tape & Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*-Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.



QFN14 3.0x2.5, 0.5P CASE 510CB ISSUE O


DATE 31 AUG 2016



DOCUMENT NUMBER:	98AON13643G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	QFN14 3.0X2.5, 0.5P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

semi



*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70246A Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	TSSOP-14 WB		PAGE 1 OF 1		
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves					

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales